



## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

Type	V <sub>DSS</sub>	R <sub>DS(ON)</sub>	I <sub>D</sub>	@V <sub>GS</sub>
CEP18N5A	500V	0.27Ω	18A	10V
CEB18N5A	500V	0.27Ω	18A	10V
CEF18N5A	500V	0.27Ω	18A <sup>d</sup>	10V

- Super high dense cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handling capability.
- RoHS compliant.



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V <sub>DS</sub>	500		V
Gate-Source Voltage	V <sub>GS</sub>	±30		V
Drain Current-Continuous @ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 100°C	I <sub>D</sub>	18	18 <sup>d</sup>	A
		11	11 <sup>d</sup>	A
Drain Current-Pulsed <sup>a</sup>	I <sub>DM</sub> <sup>e</sup>	72	72 <sup>d</sup>	A
Maximum Power Dissipation @ T <sub>C</sub> = 25°C - Derate above 25°C	P <sub>D</sub>	208	66	W
		1.6	0.5	W/°C
Single Pulsed Avalanche Energy <sup>e</sup>	E <sub>AS</sub>	859		mJ
Single Pulsed Avalanche Current <sup>e</sup>	I <sub>AS</sub>	18		A
Operating and Store Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150		°C

### Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R <sub>θC</sub>	0.6	1.9	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	62.5	65	°C/W




# CEP18N5A/CEB18N5A CEF18N5A

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	500			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 500V, V_{GS} = 0V$			1	$\mu A$
Gate Body Leakage Current, Forward	$I_{GSSF}$	$V_{GS} = 30V, V_{DS} = 0V$			100	nA
Gate Body Leakage Current, Reverse	$I_{GSSR}$	$V_{GS} = -30V, V_{DS} = 0V$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu A$	2		4	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = 10V, I_D = 9A$		0.24	0.27	$\Omega$
Gate input resistance	$R_g$	f=1MHz, open Drain		0.9		$\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{iss}$	$V_{DS} = 25V, V_{GS} = 0V,$ $f = 1.0 \text{ MHz}$		2465		pF
Output Capacitance	$C_{oss}$			300		pF
Reverse Transfer Capacitance	$C_{rss}$			10		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 250V, I_D = 18A,$ $V_{GS} = 10V, R_{GEN} = 25\Omega$		36		ns
Turn-On Rise Time	$t_r$			28		ns
Turn-Off Delay Time	$t_{d(off)}$			78		ns
Turn-Off Fall Time	$t_f$			11		ns
Total Gate Charge	$Q_g$	$V_{DS} = 400V, I_D = 18A,$ $V_{GS} = 10V$		58		nC
Gate-Source Charge	$Q_{gs}$			11		nC
Gate-Drain Charge	$Q_{gd}$			23		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S^f$				18	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{SD}^g$	$V_{GS} = 0V, I_S = 18A$			1.4	V
Reverse Recovery Time	$T_{rr}$	$I_F = 18A,$ $di/dt = 100A/\mu s$		370		ns
Reverse Recovery Charge	$Q_{rr}$			4.5		$\mu C$
<b>Notes :</b> a.Repetitive Rating : Pulse width limited by maximum junction temperature . b.Pulse Test : Pulse Width $\leq 300\mu s$ , Duty Cycle $\leq 2\%$ . c.Guaranteed by design, not subject to production testing. d.Limited only by maximum temperature allowed . e.Pulse width limited by safe operating area . f.Full package $I_{S(max)} = 10A$ . g.Full package $V_{SD}$ test condition $I_S = 10A$ . e.L = 5.3mH, $I_{AS} = 18A, V_{DD} = 50V, R_G = 25\Omega$ , Starting $T_J = 25 \text{ C}$						




# CEP18N5A/CEB18N5A CEF18N5A




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**




**Figure 4. On-Resistance Variation with Temperature**




**Figure 5. Gate Threshold Variation with Temperature**




**Figure 6. Body Diode Forward Voltage Variation with Source Current**




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**



**Figure 9. Breakdown Voltage Variation VS Temperature**



**Figure 10. Switching Test Circuit**



**Figure 11. Switching Waveforms**



# CEP18N5A/CEB18N5A CEF18N5A




Figure 12. Normalized Thermal Transient Impedance Curve