



**Dual N-Channel Enhancement Mode Field Effect Transistor****FEATURES**

- 20V, 10A,  $R_{DS(ON)} = 13m\Omega$  @ $V_{GS} = 10V$ .  
 $R_{DS(ON)} = 14m\Omega$  @ $V_{GS} = 4.5V$ .  
 $R_{DS(ON)} = 19m\Omega$  @ $V_{GS} = 2.5V$ .  
 $R_{DS(ON)} = 27m\Omega$  @ $V_{GS} = 1.8V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- RoHS compliant.
- Surface mount Package.

**ABSOLUTE MAXIMUM RATINGS**  $T_A = 25^\circ C$  unless otherwise noted

| Parameter   | Symbol         | Limit       | Units      |
|---|----------------|-------------|------------|
| Drain-Source Voltage  | $V_{DS}$       | 20          | V          |
| Gate-Source Voltage   | $V_{GS}$       | $\pm 12$    | V          |
| Drain Current-Continuous@ $T_A = 25^\circ C$<br>@ $T_A = 70^\circ C$  | $I_D$          | 10<br>7.8   | A          |
| Drain Current-Pulsed <sup>a</sup>                                     | $I_{DM}$       | 40          | A          |
| Maximum Power Dissipation@ $T_A = 25^\circ C$<br>@ $T_A = 70^\circ C$ | $P_D$          | 2.0<br>1.28 | W          |
| Operating and Store Temperature Range                                 | $T_J, T_{stg}$ | -55 to 150  | $^\circ C$ |

**Thermal Characteristics**

| Parameter  | Symbol          | Limit | Units        |
|--|-----------------|-------|--------------|
| Thermal Resistance, Junction-to-Ambient <sup>b</sup> | $R_{\theta JA}$ | 62.5  | $^\circ C/W$ |



# CEM2108E

## Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

| Parameter   | Symbol                   | Test Condition  | Min | Typ  | Max | Units            |
|---|--------------------------|---|-----|------|-----|------------------|
| <b>Off Characteristics</b>                                    |                          |   |     |      |     |                  |
| Drain-Source Breakdown Voltage                                | $\text{BV}_{\text{DSS}}$ | $V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$   | 20  |      |     | V                |
| Zero Gate Voltage Drain Current                               | $I_{\text{DSS}}$         | $V_{\text{DS}} = 30\text{V}, V_{\text{GS}} = 0\text{V}$   |     | 1    |     | $\mu\text{A}$    |
| Gate Body Leakage Current, Forward                            | $I_{\text{GSSF}}$        | $V_{\text{GS}} = 12\text{V}, V_{\text{DS}} = 0\text{V}$   |     | 100  |     | nA               |
| Gate Body Leakage Current, Reverse                            | $I_{\text{GSSR}}$        | $V_{\text{GS}} = -12\text{V}, V_{\text{DS}} = 0\text{V}$  |     | -100 |     | nA               |
| <b>On Characteristics<sup>c</sup></b>                         |                          |   |     |      |     |                  |
| Gate Threshold Voltage  | $V_{\text{GS(th)}}$      | $V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$   | 0.5 |      | 1   | V                |
| Static Drain-Source<br>On-Resistance                          | $R_{\text{DS(on)}}$      | $V_{\text{GS}} = 10\text{V}, I_D = 8\text{A}$   |     | 10   | 13  | $\text{m}\Omega$ |
|   |                          | $V_{\text{GS}} = 4.5\text{V}, I_D = 4\text{A}$  |     | 11   | 14  | $\text{m}\Omega$ |
|   |                          | $V_{\text{GS}} = 2.5\text{V}, I_D = 2\text{A}$  |     | 13   | 19  | $\text{m}\Omega$ |
|   |                          | $V_{\text{GS}} = 1.8\text{V}, I_D = 1\text{A}$  |     | 19   | 27  | $\text{m}\Omega$ |
| <b>Dynamic Characteristics<sup>d</sup></b>                    |                          |   |     |      |     |                  |
| Input Capacitance   | $C_{\text{iss}}$         | $V_{\text{DS}} = 15\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$                        |     | 35   |     | pF               |
| Output Capacitance  | $C_{\text{oss}}$         |   |     | 185  |     | pF               |
| Reverse Transfer Capacitance                                  | $C_{\text{rss}}$         |   |     | 15   |     | pF               |
| <b>Switching Characteristics<sup>d</sup></b>                  |                          |   |     |      |     |                  |
| Turn-On Delay Time  | $t_{\text{d(on)}}$       | $V_{\text{DD}} = 10\text{V}, I_D = 1\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 3\Omega$ |     | 487  |     | ns               |
| Turn-On Rise Time   | $t_r$                    |   |     | 800  |     | ns               |
| Turn-Off Delay Time   | $t_{\text{d(off)}}$      |   |     | 1728 |     | ns               |
| Turn-Off Fall Time  | $t_f$                    |   |     | 6180 |     | ns               |
| Total Gate Charge   | $Q_g$                    | $V_{\text{DS}} = 10\text{V}, I_D = 8\text{A}, V_{\text{GS}} = 4.5\text{V}$                          |     | 5    |     | nC               |
| Gate-Source Charge  | $Q_{\text{gs}}$          |   |     | 1    |     | nC               |
| Gate-Drain Charge   | $Q_{\text{gd}}$          |   |     | 3    |     | nC               |
| <b>Drain-Source Diode Characteristics and Maximum Ratings</b> |                          |   |     |      |     |                  |
| Drain-Source Diode Forward Current <sup>b</sup>               | $I_s$                    |   |     |      | 1.6 | A                |
| Drain-Source Diode Forward Voltage <sup>c</sup>               | $V_{\text{SD}}$          | $V_{\text{GS}} = 0\text{V}, I_s = 1.6\text{A}$  |     |      | 1.2 | V                |


Notes :

a.Repetitive Rating : Pulse width limited by maximum junction temperature.□


b.Surface Mounted on FR4 Board,  $t \leq 10 \text{ sec.}$ □

c.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .□


d.Guaranteed by design, not subject to production testing.□




**Figure 1. Output Characteristics**



**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**




**Figure 4. On-Resistance Variation with Temperature**




**Figure 5. Gate Threshold Variation with Temperature**



**Figure 6. Body Diode Forward Voltage Variation with Source Current**




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**



**Figure 9. Switching Test Circuit**



**Figure 10. Switching Waveforms**



**Figure 11. Normalized Thermal Transient Impedance Curve**