



Dual Enhancement Mode Field Effect Transistor (N and P Channel)**FEATURES**

- 100V, 2.6A, $R_{DS(ON)} = 190\text{m}\Omega$ @ $V_{GS} = 5\text{V}$.
 $R_{DS(ON)} = 180\text{m}\Omega$ @ $V_{GS} = 10\text{V}$.
- -100V, -2.0A, $R_{DS(ON)} = 320\text{m}\Omega$ @ $V_{GS} = -10\text{V}$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead-free plating ; RoHS compliant.
- Surface mount Package.

**ABSOLUTE MAXIMUM RATINGS** $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	N-Channel	P-Channel	Units
Drain-Source Voltage	V_{DS}	100	-100	V
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Drain Current-Continuous	I_D	2.6	-2.0	A
Drain Current-Pulsed ^a	I_{DM}	10.4	-8.0	A
Maximum Power Dissipation	P_D	2.0		W
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient ^b	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$



CEM7350L

N-Channel Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	100			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 100\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics^c						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	1		3	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 1.3\text{A}$		140	180	$\text{m}\Omega$
		$V_{\text{GS}} = 5\text{V}, I_D = 1\text{A}$		150	190	$\text{m}\Omega$
Dynamic Characteristics^d						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		465		pF
Output Capacitance	C_{oss}			85		pF
Reverse Transfer Capacitance	C_{rss}			25		pF
Switching Characteristics^d						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 50\text{V}, I_D = 1.3\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 22\Omega$		10	20	ns
Turn-On Rise Time	t_r			3	6	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			53	106	ns
Turn-Off Fall Time	t_f			8	16	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 80\text{V}, I_D = 1.3\text{A}, V_{\text{GS}} = 10\text{V}$		12.3	16	nC
Gate-Source Charge	Q_{gs}			0.8		nC
Gate-Drain Charge	Q_{gd}			2.7		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_S				1.6	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 2.6\text{A}$			1.2	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Surface Mounted on FR4 Board, $t \leq 10 \text{ sec.}$
- c.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- d.Guaranteed by design, not subject to production testing.

**CEM7350L****P-Channel Electrical Characteristics** $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-100			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -100\text{V}, V_{\text{GS}} = 0\text{V}$			-1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
On Characteristics^c						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = -250\mu\text{A}$	-2		-4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = -10\text{V}, I_D = -1.5\text{A}$		250	320	$\text{m}\Omega$
Dynamic Characteristics^d						
Input Capacitance	C_{iss}	$V_{\text{DS}} = -25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		575		pF
Output Capacitance	C_{oss}			115		pF
Reverse Transfer Capacitance	C_{rss}			30		pF
Switching Characteristics^d						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = -50\text{V}, I_D = -1\text{A}, V_{\text{GS}} = -10\text{V}, R_{\text{GEN}} = 22\Omega$		15	30	ns
Turn-On Rise Time	t_r			11	22	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			57	114	ns
Turn-Off Fall Time	t_f			20	40	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = -80\text{V}, I_D = -1.5\text{A}, V_{\text{GS}} = -10\text{V}$		14	18	nC
Gate-Source Charge	Q_{gs}			2.5		nC
Gate-Drain Charge	Q_{gd}			5.0		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_S				-1.6	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = -2\text{A}$			-1.2	V







Notes :







a.Repetitive Rating : Pulse width limited by maximum junction temperature.□





b.Surface Mounted on FR4 Board, t ≤ 10 sec.□

c.Pulse Test : Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.□

d.Guaranteed by design, not subject to production testing.□

N-CHANNEL

Figure 1. Output Characteristics

Figure 2. Transfer Characteristics

Figure 3. Capacitance

Figure 4. On-Resistance Variation with Temperature

Figure 5. Gate Threshold Variation with Temperature

Figure 6. Body Diode Forward Voltage Variation with Source Current

P-CHANNEL

Figure 7. Output Characteristics

Figure 8. Transfer Characteristics

Figure 9. Capacitance

Figure 10. On-Resistance Variation with Temperature

Figure 11. Gate Threshold Variation with Temperature

Figure 12. Body Diode Forward Voltage Variation with Source Current

N-CHANNEL

Figure 13. Gate Charge
P-CHANNEL

Figure 15. Gate Charge

Figure 14. Maximum Safe Operating Area

Figure 16. Maximum Safe Operating Area




Figure 17. Switching Test Circuit




Figure 18. Switching Waveforms




Figure 19. Normalized Thermal Transient Impedance Curve