



**Dual Enhancement Mode Field Effect Transistor (N and P Channel)****FEATURES**

- 100V, 3.4A,  $R_{DS(ON)} = 110\text{m}\Omega$  @ $V_{GS} = 10\text{V}$ .
- -100V, -2.2A,  $R_{DS(ON)} = 270\text{m}\Omega$  @ $V_{GS} = -10\text{V}$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- RoHS compliant.
- Surface mount Package.

**ABSOLUTE MAXIMUM RATINGS**  $T_A = 25^\circ\text{C}$  unless otherwise noted

Parameter	Symbol	N-Channel	P-Channel	Units
Drain-Source Voltage	$V_{DS}$	100	-100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 20$	V
Drain Current-Continuous	$I_D$	3.4	-2.2	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	13.6	-8.8	A
Maximum Power Dissipation	$P_D$	2.0		W
Operating and Store Temperature Range	$T_J, T_{Stg}$	-55 to 150		$^\circ\text{C}$

**Thermal Characteristics**

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient <sup>b</sup>	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$



# CEM7350M

## N-Channel Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = 250\mu\text{A}$	100			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 100\text{V}, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
<b>On Characteristics<sup>c</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_{\text{D}} = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_{\text{D}} = 3\text{A}$		85	110	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>d</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		725		pF
Output Capacitance	$C_{\text{oss}}$			80		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			45		pF
<b>Switching Characteristics<sup>d</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 50\text{V}, I_{\text{D}} = 1\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 6\Omega$		14		ns
Turn-On Rise Time	$t_r$			4		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			27		ns
Turn-Off Fall Time	$t_f$			4		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 80\text{V}, I_{\text{D}} = 2.1\text{A}, V_{\text{GS}} = 10\text{V}$		15		nC
Gate-Source Charge	$Q_{\text{gs}}$			2.4		nC
Gate-Drain Charge	$Q_{\text{gd}}$			5.1		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current <sup>b</sup>	$I_s$				1.5	A
Drain-Source Diode Forward Voltage <sup>c</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_s = 1.5\text{A}$			1.3	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Surface Mounted on FR4 Board,  $t \leq 10$  sec.
- c.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- d.Guaranteed by design, not subject to production testing.



# CEM7350M

## P-Channel Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-100			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = -100\text{V}, V_{\text{GS}} = 0\text{V}$			-1	$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
<b>On Characteristics<sup>c</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = -250\mu\text{A}$	-2		-4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = -10\text{V}, I_D = -1.5\text{A}$		210	270	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>d</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = -25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		725		pF
Output Capacitance	$C_{\text{oss}}$			80		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			55		pF
<b>Switching Characteristics<sup>d</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = -50\text{V}, I_D = -1\text{A}, V_{\text{GS}} = -10\text{V}, R_{\text{GEN}} = 6\Omega$		13		ns
Turn-On Rise Time	$t_r$			5		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			32		ns
Turn-Off Fall Time	$t_f$			4		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = -80\text{V}, I_D = -1.5\text{A}, V_{\text{GS}} = -10\text{V}$		16		nC
Gate-Source Charge	$Q_{\text{gs}}$			2.3		nC
Gate-Drain Charge	$Q_{\text{gd}}$			5.8		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current <sup>b</sup>	$I_S$				-1.5	A
Drain-Source Diode Forward Voltage <sup>c</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = -1.5\text{A}$			-1.3	V







**Notes :**







a.Repetitive Rating : Pulse width limited by maximum junction temperature.






b.Surface Mounted on FR4 Board, t  $\leq 10$  sec.

c.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

d.Guaranteed by design, not subject to production testing.

**N-CHANNEL**

**Figure 1. Output Characteristics**

**Figure 2. Transfer Characteristics**

**Figure 3. Capacitance**

**Figure 4. On-Resistance Variation with Temperature**

**Figure 5. Gate Threshold Variation with Temperature**

**Figure 6. Body Diode Forward Voltage Variation with Source Current**

**P-CHANNEL**

**Figure 7. Output Characteristics**

**Figure 8. Transfer Characteristics**

**Figure 9. Capacitance**

**Figure 10. On-Resistance Variation with Temperature**

**Figure 11. Gate Threshold Variation with Temperature**

**Figure 12. Body Diode Forward Voltage Variation with Source Current**

**N-CHANNEL**

**Figure 13. Gate Charge**
**P-CHANNEL**

**Figure 15. Gate Charge**

**Figure 14. Maximum Safe Operating Area**

**Figure 16. Maximum Safe Operating Area**

**Figure 17. Breakdown Voltage Variation VS Temperature**




Figure 18. Switching Test Circuit




Figure 19. Switching Waveforms




Figure 20. Normalized Thermal Transient Impedance Curve