


N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- 20V, 4.5A, $R_{DS(ON)} = 33m\Omega$ @ $V_{GS} = 4.5V$.
 $R_{DS(ON)} = 40m\Omega$ @ $V_{GS} = 2.5V$.
- High dense cell design for extremely low $R_{DS(ON)}$.
- Rugged and reliable.
- Lead free product is acquired.
- SOT-23 package.



ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 8	V
Drain Current-Continuous	I_D	4.5	A
Drain Current-Pulsed ^a	I_{DM}	13.5	A
Maximum Power Dissipation	P_D	1.25	W
Operating and Store Temperature Range	T_J, T_{Stg}	-55 to 150	$^\circ C$

Thermal Characteristics







Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient ^b	$R_{\theta JA}$	100	$^\circ C/W$

Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	20			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 20\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 8\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -8\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics ^c						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	0.5		1.2	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 4.5\text{V}, I_D = 5.0\text{A}$		27	33	$\text{m}\Omega$
		$V_{\text{GS}} = 2.5\text{V}, I_D = 4.5\text{A}$		33	40	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$V_{\text{DS}} = 10\text{V}, I_D = 5.0\text{A}$		10		S
Dynamic Characteristics ^d						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 8\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		500		pF
Output Capacitance	C_{oss}			300		pF
Reverse Transfer Capacitance	C_{rss}			140		pF
Switching Characteristics ^d						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 10\text{V}, I_D = 1\text{A}, \square$ $V_{\text{GS}} = 4.5\text{V}, R_{\text{GEN}} = 6\Omega$		20	40	ns
Turn-On Rise Time	t_r			18	40	ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			60	108	ns
Turn-Off Fall Time	t_f			28	56	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 10\text{V}, I_D = 5.0\text{A}, \square$ $V_{\text{GS}} = 4.5\text{V}$		10	15	nC
Gate-Source Charge	Q_{gs}			2.3		nC
Gate-Drain Charge	Q_{gd}			2.9		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_S				1.0	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 1\text{A}$			1.2	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature. \square
- b.Surface Mounted on FR4 Board, $t \leq 10 \text{ sec.}$ \square
- c.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$. \square
- d.Guaranteed by design, not subject to production testing. \square

**Figure 1. Output Characteristics****Figure 2. Transfer Characteristics****Figure 3. Capacitance****Figure 4. On-Resistance Variation with Temperature****Figure 5. Gate Threshold Variation with Temperature****Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area

7




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve