




# CEP02N7A/CEB02N7A CEF02N7A

## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

Type	V <sub>DSS</sub> @T <sub>J</sub> max	R <sub>DS(ON)</sub>	I <sub>D</sub>	@V <sub>GS</sub>
CEP02N7A	750V	6Ω	2A	10V
CEB02N7A	750V	6Ω	2A	10V
CEF02N7A	750V	6Ω	2A <sup>d</sup>	10V

- Super high dense cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handing capability.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.



### ABSOLUTE MAXIMUM RATINGS T<sub>C</sub> = 25°C unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V <sub>DS</sub>	700		V
Gate-Source Voltage	V <sub>GS</sub>	±30		V
Drain Current-Continuous @ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 100°C	I <sub>D</sub>	2	2 <sup>d</sup>	A
		1.2	1.2 <sup>d</sup>	A
Drain Current-Pulsed <sup>a</sup>	I <sub>DM</sub> <sup>e</sup>	8	8 <sup>d</sup>	A
Maximum Power Dissipation @ T <sub>C</sub> = 25°C - Derate above 25°C	P <sub>D</sub>	54	27	W
		0.43	0.21	W/°C
Single Pulsed Avalanche Energy <sup>g</sup>	E <sub>AS</sub>	45		mJ
Single Pulsed Avalanche Current <sup>g</sup>	I <sub>AS</sub>	3		A
Operating and Store Temperature Range	T <sub>J,T<sub>stg</sub></sub>	-55 to 150		°C

### Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	2.3	4.5	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	62.5	65	°C/W




# CEP02N7A/CEB02N7A CEF02N7A

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	700			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 700\text{V}, V_{\text{GS}} = 0\text{V}$			1	$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
<b>On Characteristics</b> <sup>b</sup>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 1\text{A}$		4.7	6	$\Omega$
<b>Dynamic Characteristics</b> <sup>c</sup>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		360		pF
Output Capacitance	$C_{\text{oss}}$			60		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			15		pF
<b>Switching Characteristics</b> <sup>c</sup>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 300\text{V}, I_D = 1\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 18\Omega$		20		ns
Turn-On Rise Time	$t_r$			9		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			30		ns
Turn-Off Fall Time	$t_f$			11		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 300\text{V}, I_D = 0.5\text{A}, V_{\text{GS}} = 10\text{V}$		8.7		nC
Gate-Source Charge	$Q_{\text{gs}}$			1.5		nC
Gate-Drain Charge	$Q_{\text{gd}}$			4.1		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$ <sup>f</sup>				2	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 1\text{A}$			1.5	V

Notes :


- a.Repetitive Rating : Pulse width limited by maximum junction temperature .
- b.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$  .
- c.Guaranteed by design, not subject to production testing.
- d.Limited only by maximum temperature allowed .
- e.Pulse width limited by safe operating area .
- f.Full package  $I_S(\text{max}) = 1.3\text{A}$  .
- g. $L = 10\text{mH}, I_{AS} = 3\text{A}, V_{DD} = 50\text{V}, R_G = 25\Omega$ , Starting  $T_J = 25^\circ\text{C}$ .




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**



**Figure 4. On-Resistance Variation with Temperature**



**Figure 5. Gate Threshold Variation with Temperature**



**Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe  
Operating Area




Figure 9. Breakdown Voltage Variation  
VS Temperature




Figure 10. Switching Test Circuit





Figure 11. Switching Waveforms



# CEP02N7A/CEB02N7A CEF02N7A



**Figure 12. Normalized Thermal Transient Impedance Curve**