



CEP04N65A/CEB04N65A CEF04N65A

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

Type	$V_{DSS}@T_J \text{ max}$	$R_{DS(\text{ON})}$	I_D	$@V_{GS}$
CEP04N65A	700V	2.8Ω	4A	10V
CEB04N65A	700V	2.8Ω	4A	10V
CEF04N65A	700V	2.8Ω	4A ^d	10V

- Super high dense cell design for extremely low $R_{DS(\text{ON})}$.
- High power and current handing capability.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.




CET SERIES
TO-263(DD-PAK)



CEP SERIES
TO-220



CEF SERIES
TO-220F



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V_{DS}	650		V
Gate-Source Voltage	V_{GS}	± 30		V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	I_D	4	4 ^d	A
		2.3	2.3 ^d	A
Drain Current-Pulsed ^a	I_{DM}^e	16	16 ^d	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	P_D	96	35	W
		0.77	0.28	W/°C
Single Pulsed Avalanche Energy ^g	E_{AS}	112		mJ
Single Pulsed Avalanche Current ^g	I_{AS}	3		A
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150		°C

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R_{JC}	1.3	3.6	°C/W
Thermal Resistance, Junction-to-Ambient	R_{JA}	62.5	65	°C/W



CEP04N65A/CEB04N65A CEF04N65A

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	650			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 650\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics ^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 2\text{A}$		2.4	2.8	Ω
Dynamic Characteristics ^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		600		pF
Output Capacitance	C_{oss}			75		pF
Reverse Transfer Capacitance	C_{rss}			15		pF
Switching Characteristics ^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 300\text{V}, I_D = 3\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 25\Omega$		26		ns
Turn-On Rise Time	t_r			17		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			42		ns
Turn-Off Fall Time	t_f			18		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 480\text{V}, I_D = 3\text{A}, V_{\text{GS}} = 10\text{V}$		11		nC
Gate-Source Charge	Q_{gs}			3		nC
Gate-Drain Charge	Q_{gd}			4		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S ^f				4	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 4\text{A}$			1.4	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature .
- b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- c.Guaranteed by design, not subject to production testing.
- d.Limited only by maximum temperature allowed .
- e.Pulse width limited by safe operating area .
- f.Full package $I_{\text{S}(\text{max})} = 2.2\text{A}$.
g. $L = 25\text{mH}$, $I_{\text{AS}} = 3\text{A}$, $V_{\text{DD}} = 50\text{V}$, $R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CEP04N65A/CEB04N65A CEF04N65A




Figure 7. Gate Charge




Figure 8. Maximum Safe
Operating Area




Figure 9. Breakdown Voltage Variation
VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms



CEP04N65A/CEB04N65A CEF04N65A




Figure 12. Normalized Thermal Transient Impedance Curve