






# CEP05N65/CEB05N65 CEF05N65

## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

Type	$V_{DSS}$	$R_{DS(ON)}$	$I_D$	@ $V_{GS}$
CEP05N65	650V	2.4Ω	4.5A	10V
CEB05N65	650V	2.4Ω	4.5A	10V
CEF05N65	650V	2.4Ω	4.5A <sup>d</sup>	10V

- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Lead-free plating ; RoHS compliant.



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	$V_{DS}$	650		V
Gate-Source Voltage	$V_{GS}$	±30		V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	$I_D$	4.5 2.9	4.5 <sup>d</sup> 2.9 <sup>d</sup>	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	18	18 <sup>d</sup>	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above $25^\circ\text{C}$	$P_D$	84 0.67	40 0.32	W W/°C
Single Pulsed Avalanche Energy <sup>e</sup>	$E_{AS}$	43		mJ
Single Pulsed Avalanche Current <sup>e</sup>	$I_{AS}$	3.5		A
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150		°C

### Thermal Characteristics


Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	$R_{JC}$	1.5	3.8	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{JA}$	62.5	65	°C/W




# CEP05N65/CEB05N65 CEF05N65

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	650			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 650\text{V}, V_{\text{GS}} = 0\text{V}$			25	$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 2\text{A}$		2	2.4	$\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		590		pF
Output Capacitance	$C_{\text{oss}}$			85		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			20		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 300\text{V}, I_D = 4.5\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 25\Omega$		17	34	ns
Turn-On Rise Time	$t_r$			16	32	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			47	94	ns
Turn-Off Fall Time	$t_f$			17.5	35	ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 480\text{V}, I_D = 4.5\text{A}, V_{\text{GS}} = 10\text{V}$		13	17	nC
Gate-Source Charge	$Q_{\text{gs}}$			2		nC
Gate-Drain Charge	$Q_{\text{gd}}$			5		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$				4.5	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 2\text{A}$			1.5	V
Notes : a.Repetitive Rating : Pulse width limited by maximum junction temperature. b.Pulse Test : Pulse Width < 300μs, Duty Cycle < 2%. c.Guaranteed by design, not subject to production testing. d.Limited only by maximum temperature allowed. e.L = 7mH, $I_{AS} = 3.5\text{A}$ , $V_{DD} = 50\text{V}$ , $R_G = 25\Omega$ , Starting $T_J = 25^\circ\text{C}$ .						




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**



**Figure 4. On-Resistance Variation with Temperature**



**Figure 5. Gate Threshold Variation with Temperature**



**Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve