



CEP120N085/CEB120N085

N-Channel Enhancement Mode Field Effect Transistor


PRELIMINARY

FEATURES


- 85V, 120A, $R_{DS(ON)} = 5.3\text{m}\Omega$ @ $V_{GS} = 10\text{V}$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.
- TO-220 & TO-263 package.



CEB SERIES
TO-263(DD-PAK)



CEP SERIES
TO-220



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	85	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$	I_D	120	A
Drain Current-Continuous @ $T_C = 100^\circ\text{C}$		76	A
Drain Current-Pulsed ^a	I_{DM}	480	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	P_D	138 1.1	W W/ $^\circ\text{C}$
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	0.9	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$

This is preliminary information on a new product in development now
Details are subject to change without notice .

Rev 1. 2024.March
<http://www.cet-mos.com>



CEP120N085/CEB120N085

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	85			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 85\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 20\text{A}$		4.4	5.3	$\text{m}\Omega$
Gate Input Resistance	R_g	f=1MHz,open Drain		1.2		Ω
Dynamic Characteristics^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 40\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0\text{MHz}$		3840		pF
Output Capacitance	C_{oss}			890		pF
Reverse Transfer Capacitance	C_{rss}			465		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 40\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 10\Omega$		34		ns
Turn-On Rise Time	t_r			23		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			77		ns
Turn-Off Fall Time	t_f			46		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 40\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}$		74		nC
Gate-Source Charge	Q_{gs}			13		nC
Gate-Drain Charge	Q_{gd}			28		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S				115	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 1\text{A}$			1.2	V

Notes :

a.Repetitive Rating : Pulse width limited by maximum junction temperature.

b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

c.Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CEP120N085/CEB120N085








Figure 10. Switching Test Circuit





CEP120N085/CEB120N085




Figure 12. Normalized Thermal Transient Impedance Curve