




CEP125N15/CEB125N15 CEF125N15

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

Type	V _{DSS}	R _{DS(ON)}	I _D	@V _{GS}
CEP125N15	150V	7.2mΩ	125A	10V
CEB125N15	150V	7.2mΩ	125A	10V
CEF125N15	150V	7.2mΩ	125A ^d	10V

- Super high dense cell design for extremely low R_{DS(ON)}.
- High power and current handing capability.
- RoHS compliant.



ABSOLUTE MAXIMUM RATINGS T_C = 25°C unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V _{DS}	150		V
Gate-Source Voltage	V _{GS}	± 20		V
Drain Current-Continuous @ T _C = 25°C @ T _C = 100°C	I _D	125	125 ^d	A
		79	79 ^d	A
Drain Current-Pulsed ^a	I _{DM} ^e	500	500 ^d	A
Maximum Power Dissipation @ T _C = 25°C - Derate above 25°C	P _D	215	71	W
		1.72	0.56	W/°C
Single Pulsed Avalanche Energy ^h	E _{AS}	450		mJ
Single Pulsed Avalanche Current ^h	I _{AS}	30		A
Operating and Store Temperature Range	T _J , T _{stg}	-55 to 150		°C

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R _{θJC}	0.58	1.75	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62.5	65	°C/W



CEP125N15/CEB125N15 CEF125N15

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	150			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 150\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics ^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 20\text{A}$		6.3	7.2	$\text{m}\Omega$
Gate input resistance	R_g	f=1MHz,open Drain		2.7		Ω
Dynamic Characteristics ^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 75\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		3415		pF
Output Capacitance	C_{oss}			390		pF
Reverse Transfer Capacitance	C_{rss}			5		pF
Switching Characteristics ^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 75\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 10\Omega$		34		ns
Turn-On Rise Time	t_r			25		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			88		ns
Turn-Off Fall Time	t_f			36		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 75\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}$		67		nC
Gate-Source Charge	Q_{gs}			19		nC
Gate-Drain Charge	Q_{gd}			11		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_s ^f				125	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_s = 20\text{A}$ ^g			1.2	V
Reverse Recovery Time	T_{rr}	$I_F = 20\text{A}, di/dt = 100\text{A/us}$		85		ns
Reverse Recovery Charge	Q_{rr}			140		nC

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature .
- b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- c.Guaranteed by design, not subject to production testing.
- d.Limited only by maximum temperature allowed .
- e.Pulse width limited by safe operating area .
- f.Full package $I_{\text{S}(\text{max})} = 72\text{A}$.
- g.Full package V_{SD} test condition $I_s = 72\text{A}$.
- h.L = 1mH, $I_{AS} = 30\text{A}$, $V_{DD} = 50\text{V}$, $R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CEP125N15/CEB125N15 CEF125N15




Figure 7. Gate Charge




Figure 8. Maximum Safe
Operating Area




Figure 9. Breakdown Voltage Variation
VS Temperature




Figure 10. Switching Test Circuit





Figure 11. Switching Waveforms

**Figure 12. Normalized Thermal Transient Impedance Curve**