




# CEP145N10S/CEB145N10S CEF145N10S

## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES


Type	$V_{DSS}$	$R_{DS(ON)}$	$I_D$	@ $V_{GS}$
CEP145N10S	100V	4.5mΩ	143A	10V
CEB145N10S	100V	4.5mΩ	143A	10V
CEF145N10S	100V	4.5mΩ	143A <sup>d</sup>	10V



- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.

### Applications

- Synchronous Rectification for SMPS.
- Battery Protection Circuit.



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	$V_{DS}$	100		V
Gate-Source Voltage	$V_{GS}$	$\pm 20$		V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	$I_D$	143	143 <sup>d</sup>	A
		90	90 <sup>d</sup>	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}^e$	572	572 <sup>d</sup>	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25° $C$	$P_D$	166	50	W
		1.32	0.4	W/ $^\circ\text{C}$
Single Pulsed Avalanche Energy <sup>g</sup>	$E_{AS}$	180		mJ
Single Pulsed Avalanche Current <sup>g</sup>	$I_{AS}$	60		A
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150		°C

### Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	0.75	2.5	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	65	°C/W



# CEP145N10S/CEB145N10S CEF145N10S

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	100			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 100\text{V}, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 20\text{A}$		3.8	4.5	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 50\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		2615		pF
Output Capacitance	$C_{\text{oss}}$			750		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			43		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 80\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 6\Omega$		46		ns
Turn-On Rise Time	$t_r$			34		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			58		ns
Turn-Off Fall Time	$t_f$			32		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 80\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}$		71		nC
Gate-Source Charge	$Q_{\text{gs}}$			14		nC
Gate-Drain Charge	$Q_{\text{gd}}$			36		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S^{\text{f}}$				138	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 20\text{A}$			1.2	V
<b>Notes :</b>						
a.Repetitive Rating : Pulse width limited by maximum junction temperature .						
b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$ , Duty Cycle $\leq 2\%$ .						
c.Guaranteed by design, not subject to production testing.						
d.Limited only by maximum temperature allowed .						
e.Pulse width limited by safe operating area .						
f.Full package $I_S(\text{max}) = 41\text{A}$ .						
g. $L = 0.1\text{mH}, I_{AS} = 60\text{A}, V_{DD} = 50\text{V}, R_G = 25\Omega$ , Starting $T_J = 25^\circ\text{C}$ .						



# CEP145N10S/CEB145N10S CEF145N10S




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



# CEP145N10S/CEB145N10S CEF145N10S




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Breakdown Voltage Variation VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms



# CEP145N10S/CEB145N10S CEF145N10S




Figure 12. Normalized Thermal Transient Impedance Curve