





CEP25N55LS/CEB25N55LS CEF25N55LS

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

Type	V _{DSS}	R _{DS(ON)}	I _D	@V _{GS}
CEP25N55LS	550V	0.14Ω	23A	10V
CEB25N55LS	550V	0.14Ω	23A	10V
CEF25N55LS	550V	0.14Ω	23A ^d	10V

- Super high dense cell design for extremely low R_{DS(ON)}.
- High power and current handing capability.
- RoHS compliant.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V _{DS}	550		V
Gate-Source Voltage	V _{GS}	±30		V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	I _D	23	23 ^d	A
		15	15 ^d	A
Drain Current-Pulsed ^a	I _{DM} ^e	92	92 ^d	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	P _D	205	35	W
		1.64	0.28	W/°C
Single Pulsed Avalanche Energy ^h	E _{AS}	600		mJ
Single Pulsed Avalanche Current ^h	I _{AS}	5		A
Operating and Store Temperature Range	T _{J,T_{stg}}	-55 to 150		°C

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R _{θJC}	0.61	3.6	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62.5	65	°C/W



CEP25N55LS/CEB25N55LS CEF25N55LS

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = 250\mu\text{A}$	550			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 550\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics ^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_{\text{D}} = 250\mu\text{A}$	2.5		4.5	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_{\text{D}} = 11.5\text{A}$		0.11	0.14	Ω
Dynamic Characteristics ^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 150\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1495		pF
Output Capacitance	C_{oss}			105		pF
Reverse Transfer Capacitance	C_{rss}			10		pF
Switching Characteristics ^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 400\text{V}, I_{\text{D}} = 11.5\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 10\Omega$		31		ns
Turn-On Rise Time	t_r			9		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			65		ns
Turn-Off Fall Time	t_f			6		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 400\text{V}, I_{\text{D}} = 11.5\text{A}, V_{\text{GS}} = 10\text{V}$		38		nC
Gate-Source Charge	Q_{gs}			8		nC
Gate-Drain Charge	Q_{gd}			16		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_s ^f				23	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_s = 11.5\text{A}$ ^g			1.5	V
Notes :						
a.Repetitive Rating : Pulse width limited by maximum junction temperature .						
b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$. Duty Cycle $\leq 2\%$.						
c.Guaranteed by design, not subject to production testing.						
d.Limited only by maximum temperature allowed .						
e.Pulse width limited by safe operating area .						
f.Full package $I_{\text{S}(\text{max})} = 10\text{A}$.						
g.Full package V_{SD} test condition $I_s = 10\text{A}$.						
h. $L = 48\text{mH}, I_{\text{AS}} = 5\text{A}, V_{\text{DD}} = 50\text{V}, R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$.						



CEP25N55LS/CEB25N55LS CEF25N55LS




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CEP25N55LS/CEB25N55LS CEF25N55LS




Figure 7. Gate Charge




Figure 8. Maximum Safe
Operating Area




Figure 9. Breakdown Voltage Variation
VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms



CEP25N55LS/CEB25N55LS CEF25N55LS




Figure 12. Normalized Thermal Transient Impedance Curve