





CEP30N15L/CEB30N15L CEF30N15L

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

Type	V _{DSS}	R _{DS(ON)}	I _D	@V _{GS}
CEP30N15L	150V	70mΩ	30A	10V
CEB30N15L	150V	70mΩ	30A	10V
CEF30N15L	150V	70mΩ	30A ^d	10V

- Super high dense cell design for extremely low R_{DS(ON)}.
- High power and current handing capability.
- RoHS compliant.



ABSOLUTE MAXIMUM RATINGS T_C = 25°C unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V _{DS}	150		V
Gate-Source Voltage	V _{GS}	±20		V
Drain Current-Continuous @ T _C = 25°C @ T _C = 100°C	I _D	30	30 ^d	A
		21	21 ^d	A
Drain Current-Pulsed ^a	I _{DM} ^e	120	120 ^d	A
Maximum Power Dissipation @ T _C = 25°C - Derate above 25°C	P _D	150	48	W
		1	0.32	W/°C
Operating and Store Temperature Range	T _J , T _{stg}	-55 to 175		°C

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R _{θJC}	1	3.1	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62.5	65	°C/W



CEP30N15L/CEB30N15L CEF30N15L

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	150	165		V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 150\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	1	1.5	3	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 10\text{V}, I_D = 15\text{A}$		55	70	$\text{m}\Omega$
		$V_{\text{GS}} = 5\text{V}, I_D = 12\text{A}$		60	80	$\text{m}\Omega$
Dynamic Characteristics^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		2320		pF
Output Capacitance	C_{oss}			245		pF
Reverse Transfer Capacitance	C_{rss}			30		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 75\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 1\Omega$		16	32	ns
Turn-On Rise Time	t_r			3	6	ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			60	120	ns
Turn-Off Fall Time	t_f			3	6	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 120\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}$		72	94	nC
Gate-Source Charge	Q_{gs}			5		nC
Gate-Drain Charge	Q_{gd}			14		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S^f				30	A
Drain-Source Diode Forward Voltage ^b	V_{SD}^g	$V_{\text{GS}} = 0\text{V}, I_S = 30\text{A}$			1.2	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature .
- b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- c.Guaranteed by design, not subject to production testing.
- d.Limited only by maximum temperature allowed .
- e.Pulse width limited by safe operating area .
- f.Full package $I_S(\text{max}) = 17\text{A}$.
- g.Full package V_{SD} test condition $I_S = 17\text{A}$.



CEP30N15L/CEB30N15L CEF30N15L




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CEP30N15L/CEB30N15L CEF30N15L




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve