





# CEP18N5A/CEB18N5A CEF18N5A

## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

Type	V <sub>DSS</sub>	R <sub>DS(ON)</sub>	I <sub>D</sub>	@V <sub>GS</sub>
CEP18N5A	500V	0.27Ω	18A	10V
CEB18N5A	500V	0.27Ω	18A	10V
CEF18N5A	500V	0.27Ω	18A <sup>d</sup>	10V

- Super high dense cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handing capability.
- RoHS compliant.



### ABSOLUTE MAXIMUM RATINGS T<sub>C</sub> = 25°C unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V <sub>DS</sub>	500		V
Gate-Source Voltage	V <sub>GS</sub>	±30		V
Drain Current-Continuous @ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 100°C	I <sub>D</sub>	18	18 <sup>d</sup>	A
		11	11 <sup>d</sup>	A
Drain Current-Pulsed <sup>a</sup>	I <sub>DM</sub> <sup>e</sup>	72	72 <sup>d</sup>	A
Maximum Power Dissipation @ T <sub>C</sub> = 25°C - Derate above 25°C	P <sub>D</sub>	208	66	W
		1.6	0.5	W/°C
Single Pulsed Avalanche Energy <sup>e</sup>	E <sub>AS</sub>	859		mJ
Single Pulsed Avalanche Current <sup>e</sup>	I <sub>AS</sub>	18		A
Operating and Store Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150		°C

### Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	0.6	1.9	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	62.5	65	°C/W



# CEP18N5A/CEB18N5A CEF18N5A

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	500			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 500\text{V}, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 9\text{A}$		0.24	0.27	$\Omega$
Gate input resistance	$R_g$	f=1MHz,open Drain		0.9		$\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		2465		pF
Output Capacitance	$C_{\text{oss}}$			300		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			10		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 250\text{V}, I_D = 18\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 25\Omega$		36		ns
Turn-On Rise Time	$t_r$			28		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			78		ns
Turn-Off Fall Time	$t_f$			11		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 400\text{V}, I_D = 18\text{A}, V_{\text{GS}} = 10\text{V}$		58		nC
Gate-Source Charge	$Q_{gs}$			11		nC
Gate-Drain Charge	$Q_{gd}$			23		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S^f$				18	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}^g$	$V_{\text{GS}} = 0\text{V}, I_S = 18\text{A}$			1.4	V
Reverse Recovery Time	$T_{rr}$	$I_F = 18\text{A}, di/dt = 100\text{A/us}$		370		ns
Reverse Recovery Charge	$Q_{rr}$			4.5		uC
<b>Notes :</b>						
a.Repetitive Rating : Pulse width limited by maximum junction temperature .						
b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$ . Duty Cycle $\leq 2\%$ .						
c.Guaranteed by design, not subject to production testing.						
d.Limited only by maximum temperature allowed .						
e.Pulse width limited by safe operating area .						
f.Full package $I_{\text{S}(\text{max})} = 10\text{A}$ .						
g.Full package $V_{\text{SD}}$ test condition $I_S = 10\text{A}$ .						
e.L = 5.3mH, $I_{AS} = 18\text{A}$ , $V_{DD} = 50\text{V}$ , $R_G = 25\Omega$ , Starting $T_J = 25^\circ\text{C}$						

**CEFR**

# CEP18N5A/CEB18N5A CEF18N5A




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



# CEP18N5A/CEB18N5A CEF18N5A




Figure 7. Gate Charge




Figure 8. Maximum Safe  
Operating Area




Figure 9. Breakdown Voltage Variation  
VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms



# CEP18N5A/CEB18N5A CEF18N5A




Figure 12. Normalized Thermal Transient Impedance Curve