




CED02N65A/CEU02N65A

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- 650V, 1.2A, $R_{DS(ON)} = 10.5\Omega$ @ $V_{GS} = 10V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- RoHS compliant.
- TO-251 & TO-252 package.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	650	V
Gate-Source Voltage	V_{GS}	± 30	V
Drain Current-Continuous @ $T_C = 25^\circ C$ @ $T_C = 100^\circ C$	I_D	1.2 0.8	A
Drain Current-Pulsed ^a	I_{DM}	4.8	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above $25^\circ C$	P_D	35.7 0.29	W W/ $^\circ C$
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ C$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	R_{JC}	3.5	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient	R_{JA}	50	$^\circ C/W$



CED02N65A/CEU02N65A

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	650			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 650\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		10		uA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-10		uA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2.5		4.5	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 0.5\text{A}$		8.5	10.5	Ω
Dynamic Characteristics^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		205		pF
Output Capacitance	C_{oss}			50		pF
Reverse Transfer Capacitance	C_{rss}			20		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 300\text{V}, I_D = 1.2\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 4.7\Omega$		11		ns
Turn-On Rise Time	t_r			10		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			16		ns
Turn-Off Fall Time	t_f			8		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 480\text{V}, I_D = 1.2\text{A}, V_{\text{GS}} = 10\text{V}$		6.9		nC
Gate-Source Charge	Q_{gs}			0.9		nC
Gate-Drain Charge	Q_{gd}			4.6		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S				1.2	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 0.6\text{A}$			1.5	V
Notes :						
a.Repetitive Rating : Pulse width limited by maximum junction temperature.						
b.Device Mounted on FR4 Board, $t < 10$ sec.						
c.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.						
d.Guaranteed by design, not subject to production testing.						
e.L = 1mH, $I_{AS} = 1.2\text{A}$, $V_{DD} = 50\text{V}$, $R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$.						




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature



Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CED02N65A/CEU02N65A




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area



Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve