



CED14N10L/CEU14N10L


N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- 100V, 12.8A, $R_{DS(ON)} = 105\text{ m}\Omega$ @ $V_{GS} = 10\text{ V}$.
- $R_{DS(ON)} = 140\text{ m}\Omega$ @ $V_{GS} = 5\text{ V}$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.
- TO-251 & TO-252 package.

Applications

- DC - DC Converter.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	I_D	12.8 8.1	A
Drain Current-Pulsed ^a	I_{DM}	51.2	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	P_D	31.3 0.25	W W/ $^\circ\text{C}$
Single Pulsed Avalanche Energy ^d	E_{AS}	24.5	mJ
Single Pulsed Avalanche Current ^d	I_{AS}	7	A
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	4	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	$^\circ\text{C/W}$



CED14N10L/CEU14N10L

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	100			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 100\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	1		3	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 6.4\text{A}$		80	105	$\text{m}\Omega$
		$V_{\text{GS}} = 5\text{V}, I_D = 5\text{A}$		98	140	$\text{m}\Omega$
Dynamic Characteristics^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		905		pF
Output Capacitance	C_{oss}			60		pF
Reverse Transfer Capacitance	C_{rss}			45		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 50\text{V}, I_D = 10\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 10\Omega$		15		ns
Turn-On Rise Time	t_r			4		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			31		ns
Turn-Off Fall Time	t_f			5		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 80\text{V}, I_D = 10\text{A}, V_{\text{GS}} = 10\text{V}$		18		nC
Gate-Source Charge	Q_{gs}			2.4		nC
Gate-Drain Charge	Q_{gd}			6.5		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S				12.8	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 5\text{A}$			1.2	V
Notes :						
a.Repetitive Rating : Pulse width limited by maximum junction temperature.						
b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$. Duty Cycle $\leq 2\%$.						
c.Guaranteed by design, not subject to production testing.						
d.L = 1mH, $I_{\text{AS}} = 7\text{A}, V_{\text{DD}} = 50\text{V}, R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$.						




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CED14N10L/CEU14N10L




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Breakdown Voltage Variation VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms



CED14N10L/CEU14N10L




Figure 12. Normalized Thermal Transient Impedance Curve