


CET CED15N60LN/CEU15N60LN

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- 600V, 13.6A, $R_{DS(ON)} = 0.28\Omega$ @ $V_{GS} = 10V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- RoHS compliant.
- TO-251 & TO-252 package.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	600	V
Gate-Source Voltage	V_{GS}	± 30	V
Drain Current-Continuous @ $T_C = 25^\circ C$ @ $T_C = 100^\circ C$	I_D	13.6	A
		8.6	A
Drain Current-Pulsed ^a	I_{DM}	54.4	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above 25°C	P_D	130	W
		1.04	W/°C
Single Pulsed Avalanche Energy ^e	E_{AS}	400	mJ
Single Pulsed Avalanche Current ^e	I_{AS}	4	A
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150	°C

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	0.96	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	°C/W



CED15N60LN/CEU15N60LN

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	600			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 600\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics ^c						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2.5		4.5	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 7.5\text{A}$		0.25	0.28	Ω
Dynamic Characteristics ^d						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 150\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1010		pF
Output Capacitance	C_{oss}			75		pF
Reverse Transfer Capacitance	C_{rss}			15		pF
Switching Characteristics ^d						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 400\text{V}, I_D = 7.5\text{A}, V_{\text{GS}} = 15\text{V}, R_{\text{GEN}} = 10\Omega$		24		ns
Turn-On Rise Time	t_r			6		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			60		ns
Turn-Off Fall Time	t_f			3		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 400\text{V}, I_D = 7.5\text{A}, V_{\text{GS}} = 10\text{V}$		19		nC
Gate-Source Charge	Q_{gs}			6		nC
Gate-Drain Charge	Q_{gd}			6		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_S				13.6	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 7.5\text{A}$			1.5	V
Notes :						
a.Repetitive Rating : Pulse width limited by maximum junction temperature.						
b.Surface Mounted on FR4 Board, $t \leq 10$ sec.						
c.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.						
d.Guaranteed by design, not subject to production testing.						
e.L = 50mH, $I_{\text{AS}} = 4\text{A}, V_{\text{DD}} = 50\text{V}, R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$.						



CED15N60LN/CEU15N60LN




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CED15N60LN/CEU15N60LN




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Breakdown Voltage Variation VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms



CED15N60LN/CEU15N60LN




Figure 12. Normalized Thermal Transient Impedance Curve