




CED22N60SF/CEU22N60SF

N-Channel Enhancement Mode Field Effect Transistor With Fast Body Diode

FEATURES

- 650V@ T_J max, 19A, $R_{DS(ON)} = 134m\Omega$ @ $V_{GS} = 10V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.
- Fast reverse recovery time.
- TO-251 & TO-252 package.



APPLICATIONS

- PC Power.
- EV Charging.
- Telecom.
- Server.
- SMPS.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	600	V
Gate-Source Voltage	V_{GS}	± 30	V
Drain Current-Continuous @ $T_C = 25^\circ C$ @ $T_C = 100^\circ C$	I_D	19	A
		12	A
Drain Current-Pulsed ^a	I_{DM}	76	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above 25°C	P_D	125	W
		1	W/°C
Single Pulsed Avalanche Energy ^d	E_{AS}	81	mJ
Single Pulsed Avalanche Current ^d	I_{AS}	4.5	A
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150	°C

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	°C/W



CED22N60SF/CEU22N60SF

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units	
Off Characteristics							
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	600			V	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 600\text{V}, V_{\text{GS}} = 0\text{V}$			5	μA	
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA	
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA	
On Characteristics ^b							
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	3		5	V	
Static Drain-Source	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 6.8\text{A}$		112	134	$\text{m}\Omega$	
Gate Input Resistance	R_g	f=1MHz,open Drain		5.8		Ω	
Dynamic Characteristics ^c							
Input Capacitance	C_{iss}	$V_{\text{DS}} = 150\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1630		pF	
Output Capacitance	C_{oss}			75		pF	
Reverse Transfer Capacitance	C_{rss}			15		pF	
Switching Characteristics ^c							
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{\text{DD}} = 300\text{V}, I_D = 6\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 6\Omega$		36		ns	
Turn-On Rise Time	t_r			9.3		ns	
Turn-Off Delay Time	$t_{d(\text{off})}$			72.2		ns	
Turn-Off Fall Time	t_f			15		ns	
Total Gate Charge	Q_g	$V_{\text{DS}} = 300\text{V}, I_D = 6\text{A}, V_{\text{GS}} = 10\text{V}$		39		nC	
Gate-Source Charge	Q_{gs}			9.6		nC	
Gate-Drain Charge	Q_{gd}			15		nC	
Drain-Source Diode Characteristics and Maximum Ratings							
Drain-Source Diode Forward Current	I_S	$V_{\text{GS}} = 0\text{V}, I_S = 6\text{A}$ $I_F = 6\text{A}, di/dt = 100\text{A/us}$			19	A	
Drain-Source Diode Forward Voltage ^b	V_{SD}				1.2	V	
Reverse Recovery Time	T_{rr}			132		ns	
Reverse Recovery Charge	Q_{rr}			0.52		uC	
Peak Reverse Recovery Current	I_{rr}			6.26		A	
Notes :							
a.Repetitive Rating : Pulse width limited by maximum junction temperature.							
b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$. Duty Cycle $\leq 2\%$.							
c.Guaranteed by design, not subject to production testing.							
d.L = 8mH, $I_{AS} = 4.5\text{A}$, $V_{\text{DD}} = 60\text{V}$, $R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$.							



CED22N60SF/CEU22N60SF




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CED22N60SF/CEU22N60SF








Figure 10. Switching Test Circuit





CED22N60SF/CEU22N60SF




Figure 12. Normalized Thermal Transient Impedance Curve