




CED6040SL/CEU6040SL

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- 65V, 89A, $R_{DS(ON)} = 4.8\text{m}\Omega$ @ $V_{GS} = 10\text{V}$.
 $R_{DS(ON)} = 7.8\text{m}\Omega$ @ $V_{GS} = 4.5\text{V}$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- RoHS compliant.
- TO-251 & TO-252 package.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	65	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	I_D	89 63	A
Drain Current-Pulsed ^a	I_{DM}	356	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	P_D	68 0.45	W W/ $^\circ\text{C}$
Single Pulsed Avalanche Energy ^e	E_{AS}	80	mJ
Single Pulsed Avalanche Current ^e	I_{AS}	4	A
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 175	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	2.2	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	$^\circ\text{C/W}$



CED6040SL/CEU6040SL

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	65			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 65\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	1		3	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 20\text{A}$		4	4.8	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}, I_D = 15\text{A}$		6	7.8	$\text{m}\Omega$
Dynamic Characteristics^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 30\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1790		pF
Output Capacitance	C_{oss}			725		pF
Reverse Transfer Capacitance	C_{rss}			15		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 30\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 25\Omega$		22		ns
Turn-On Rise Time	t_r			28		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			143		ns
Turn-Off Fall Time	t_f			90		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 30\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 4.5\text{V}$		26		nC
Gate-Source Charge	Q_{gs}			4		nC
Gate-Drain Charge	Q_{gd}			15		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S				56	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 20\text{A}$			1.2	V
Notes :						
a.Repetitive Rating : Pulse width limited by maximum junction temperature.						
b.Device Mounted on FR4 Board, $t \leq 10$ sec.						
c.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.						
d.Guaranteed by design, not subject to production testing.						
e. $L = 10\text{mH}, I_{AS} = 4\text{A}, V_{DD} = 24\text{V}, R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$.						




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CED6040SL/CEU6040SL




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Breakdown Voltage Variation VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms



CED6040SL/CEU6040SL




Figure 12. Normalized Thermal Transient Impedance Curve