




CED12P10/CEU12P10

P-Channel Enhancement Mode Field Effect Transistor

FEATURES

- -100V, -9A, $R_{DS(ON)} = 315m\Omega$ @ $V_{GS} = -10V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead free product is acquired.
- TO-251 & TO-252 package.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	-100	V
Gate-Source Voltage	V_{GS}	± 30	V
Drain Current-Continuous	I_D	-9	A
Drain Current-Pulsed ^a	I_{DM}	-36	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above $25^\circ C$	P_D	50 0.4	W $W/^\circ C$
Operating and Store Temperature Range	T_J, T_{Stg}	-55 to 150	$^\circ C$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	R_{JC}	2.5	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient	R_{JA}	50	$^\circ C/W$



CED12P10/CEU12P10

Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-100			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -100\text{V}, V_{\text{GS}} = 0\text{V}$			-1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
On Characteristics^c						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = -250\mu\text{A}$	-2		-4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = -10\text{V}, I_D = -4.7\text{A}$		275	315	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$V_{\text{DS}} = -40\text{V}, I_D = -4.7\text{A}$		3.5		S
Dynamic Characteristics^d						
Input Capacitance	C_{iss}	$V_{\text{DS}} = -25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		565		pF
Output Capacitance	C_{oss}			115		pF
Reverse Transfer Capacitance	C_{rss}			28		pF
Switching Characteristics^d						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = -50\text{V}, I_D = -11\text{A}, V_{\text{GS}} = -10\text{V}, R_{\text{GEN}} = 25\Omega$		16	32	ns
Turn-On Rise Time	t_r			7	14	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			36	72	ns
Turn-Off Fall Time	t_f			14	28	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = -80\text{V}, I_D = -11\text{A}, V_{\text{GS}} = -10\text{V}$		13	20	nC
Gate-Source Charge	Q_{gs}			3.3		nC
Gate-Drain Charge	Q_{gd}			6.0		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_S				-9	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = -9\text{A}$			-1.5	V
Notes : a.Repetitive Rating : Pulse width limited by maximum junction temperature. b.Surface Mounted on FR4 Board, t ≤ 10 sec. c.Pulse Test : Pulse Width ≤ 300μs, Duty Cycle ≤ 2%. d.Guaranteed by design, not subject to production testing.						




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve