




# CED3053A/CEU3053A

## P-Channel Enhancement Mode Field Effect Transistor

### FEATURES

- -30V, -87A,  $R_{DS(ON)} = 5.8\text{m}\Omega$  @ $V_{GS} = -10\text{V}$ .  
 $R_{DS(ON)} = 9.1\text{m}\Omega$  @ $V_{GS} = -4.5\text{V}$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- RoHS compliant.
- TO-251 & TO-252 package.



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Rating	Units
Drain-Source Voltage	$V_{DS}$	-30	V
Gate-Source Voltage	$V_{GS}$	$\pm 25$	V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	$I_D$	-87 -61	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	-348	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above $25^\circ\text{C}$	$P_D$	79 0.52	W W/ $^\circ\text{C}$
Single Pulsed Avalanche Energy <sup>d</sup>	$E_{AS}$	162	mJ
Single Pulsed Avalanche Current <sup>d</sup>	$I_{AS}$	18	A
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 175	$^\circ\text{C}$

### Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.9	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	$^\circ\text{C/W}$



# CED3053A/CEU3053A

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = -250\mu\text{A}$	-30			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = -30\text{V}, V_{\text{GS}} = 0\text{V}$			-1	$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_{\text{D}} = -250\mu\text{A}$	-1		-3	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = -10\text{V}, I_{\text{D}} = -6.5\text{A}$		4.8	5.8	$\text{m}\Omega$
		$V_{\text{GS}} = -4.5\text{V}, I_{\text{D}} = -6.5\text{A}$		7	9.1	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = -10\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		4020		pF
Output Capacitance	$C_{\text{oss}}$			840		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			395		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = -15\text{V}, I_{\text{D}} = -6.5\text{A}, V_{\text{GS}} = -10\text{V}, R_{\text{GEN}} = 4.7\Omega$		28		ns
Turn-On Rise Time	$t_{\text{r}}$			11		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			321		ns
Turn-Off Fall Time	$t_{\text{f}}$			101		ns
Total Gate Charge	$Q_{\text{g}}$	$V_{\text{DS}} = -24\text{V}, I_{\text{D}} = -13\text{A}, V_{\text{GS}} = -4.5\text{V}$		53		nC
Gate-Source Charge	$Q_{\text{gs}}$			16		nC
Gate-Drain Charge	$Q_{\text{gd}}$			25		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_{\text{s}}$				-65	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_{\text{s}} = -2\text{A}$			-1.2	V


Notes :

a.Repetitive Rating : Pulse width limited by maximum junction temperature.


b.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

c.Guaranteed by design, not subject to production testing.


d.L = 1mH,  $I_{\text{AS}} = 18\text{A}$ ,  $V_{\text{DD}} = 24\text{V}$ ,  $R_{\text{G}} = 25\Omega$ , Starting  $T_J = 25^\circ\text{C}$ .




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**



**Figure 4. On-Resistance Variation with Temperature**



**Figure 5. Gate Threshold Variation with Temperature**



**Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Breakdown Voltage Variation VS Temperature




Figure 10. Switching Test Circuit





Figure 11. Switching Waveforms



# CED3053A/CEU3053A



**Figure 12. Normalized Thermal Transient Impedance Curve**