


## N-Channel Enhancement Mode Field Effect Transistor


### FEATURES

Type	V <sub>DSS</sub>	R <sub>DS(ON)</sub>	I <sub>D</sub>	@V <sub>GS</sub>
CEP09N9	900V	1.5Ω	9A	10V
CEB09N9	900V	1.5Ω	9A	10V
CEF09N9	900V	1.5Ω	9A <sup>d</sup>	10V


- Super high dense cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handling capability.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.




CEB SERIES  
TO-263(DD-PAK)



CEP SERIES  
TO-220



CEF SERIES  
TO-220F



### ABSOLUTE MAXIMUM RATINGS T<sub>C</sub> = 25°C unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V <sub>DS</sub>	900		V
Gate-Source Voltage	V <sub>GS</sub>	±30		V
Drain Current-Continuous @ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 100°C	I <sub>D</sub>	9	9 <sup>d</sup>	A
		5.7	5.7 <sup>d</sup>	A
Drain Current-Pulsed <sup>a</sup>	I <sub>DM</sub> <sup>e</sup>	36	36 <sup>d</sup>	A
Maximum Power Dissipation @ T <sub>C</sub> = 25°C - Derate above 25°C	P <sub>D</sub>	250	73.5	W
		2	0.58	W/°C
Single Pulsed Avalanche Energy <sup>g</sup>	E <sub>AS</sub>	211		mJ
Single Pulsed Avalanche Current <sup>g</sup>	I <sub>AS</sub>	6.5		A
Operating and Store Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150		°C

### Thermal Characteristics


Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	0.5	1.7	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	62.5	65	°C/W




# CEP09N9/CEB09N9 CEF09N9

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	900			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 900V, V_{GS} = 0V$			1	$\mu A$
Gate Body Leakage Current, Forward	$I_{GSSF}$	$V_{GS} = 30V, V_{DS} = 0V$			100	nA
Gate Body Leakage Current, Reverse	$I_{GSSR}$	$V_{GS} = -30V, V_{DS} = 0V$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu A$	3		5	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = 10V, I_D = 4.5A$		1.22	1.5	$\Omega$
Gate input resistance	$R_g$	f=1MHz, open Drain		1.6		$\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{iss}$	$V_{DS} = 25V, V_{GS} = 0V,$ $f = 1.0\text{ MHz}$		1975		pF
Output Capacitance	$C_{oss}$			155		pF
Reverse Transfer Capacitance	$C_{rss}$			10		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 450V, I_D = 9A,$ $V_{GS} = 10V, R_{GEN} = 10\Omega$		35		ns
Turn-On Rise Time	$t_r$			15		ns
Turn-Off Delay Time	$t_{d(off)}$			52		ns
Turn-Off Fall Time	$t_f$			18		ns
Total Gate Charge	$Q_g$	$V_{DS} = 720V, I_D = 9A,$ $V_{GS} = 10V$		37		nC
Gate-Source Charge	$Q_{gs}$			10		nC
Gate-Drain Charge	$Q_{gd}$			14		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S^f$				9	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{SD}$	$V_{GS} = 0V, I_S = 9A$			1.4	V
Reverse Recovery Time	$T_{rr}$	$I_F = 9A, di/dt = 100A/\mu s$		668		ns
Reverse Recovery Charge	$Q_{rr}$			8.9		$\mu C$
<b>Notes :</b> a.Repetitive Rating : Pulse width limited by maximum junction temperature . b.Pulse Test : Pulse Width $\leq 300\mu s$ , Duty Cycle $\leq 2\%$ . c.Guaranteed by design, not subject to production testing. d.Limited only by maximum temperature allowed . e.Pulse width limited by safe operating area . f.Full package $I_{S(max)} = 4.9A$ . g.L = 10mH, $I_{AS} = 6.5A$ , $V_{DD} = 50V$ , $R_G = 25\Omega$ , Starting $T_J = 25^\circ C$ .						




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**



**Figure 4. On-Resistance Variation with Temperature**



**Figure 5. Gate Threshold Variation with Temperature**



**Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Breakdown Voltage Variation VS Temperature




Figure 10. Switching Test Circuit





Figure 11. Switching Waveforms



**Figure 12. Normalized Thermal Transient Impedance Curve**