



## Single N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

### FEATURES

- 100V, 11.5A,  $R_{DS(ON)} = 12m\Omega$  @  $V_{GS} = 10V$ .  
 $R_{DS(ON)} = 15m\Omega$  @  $V_{GS} = 4.5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability.
- Lead-free plating ; RoHS compliant.
- Surface mount Package.



### ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous @ $T_A = 25^\circ\text{C}$ @ $T_A = 70^\circ\text{C}$	$I_D$	11.5	A
		9	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	46	A
Maximum Power Dissipation	$P_D$	3.1	W
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$

### Thermal Characteristics


Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient <sup>b</sup>	$R_{\theta JA}$	40	$^\circ\text{C/W}$

## Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	100			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 100V, V_{GS} = 0V$			1	$\mu A$
Gate Body Leakage Current, Forward	$I_{GSSF}$	$V_{GS} = 20V, V_{DS} = 0V$			100	nA
Gate Body Leakage Current, Reverse	$I_{GSSR}$	$V_{GS} = -20V, V_{DS} = 0V$			-100	nA
<b>On Characteristics <sup>c</sup></b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu A$	1.4		2.4	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = 10V, I_D = 11.5A$		10	12	m $\Omega$
		$V_{GS} = 4.5V, I_D = 10A$		11.5	15	m $\Omega$
Gate Resistance	$R_g$	$f = 1.0 \text{ MHz}$		1.9		$\Omega$
<b>Dynamic Characteristics <sup>d</sup></b>						
Input Capacitance	$C_{iss}$	$V_{DS} = 50V, V_{GS} = 0V, f = 1.0 \text{ MHz}$		2070		pF
Output Capacitance	$C_{oss}$			205		pF
Reverse Transfer Capacitance	$C_{rss}$			2		pF
<b>Switching Characteristics <sup>d</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 50V, I_D = 11.5A, V_{GS} = 10V, R_{GEN} = 3\Omega$		17		ns
Turn-On Rise Time	$t_r$			5		ns
Turn-Off Delay Time	$t_{d(off)}$			47		ns
Turn-Off Fall Time	$t_f$			10		ns
Total Gate Charge	$Q_g$	$V_{DS} = 50V, I_D = 11.5A, V_{GS} = 4.5V$		17		nC
Gate-Source Charge	$Q_{gs}$			4		nC
Gate-Drain Charge	$Q_{gd}$			8		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current <sup>b</sup>	$I_S$				2	A
Drain-Source Diode Forward Voltage <sup>c</sup>	$V_{SD}$	$V_{GS} = 0V, I_S = 2A$			1.2	V
Reverse Recovery Time	$T_{rr}$	$IF=11.5A, dI/dt=500A/\mu s$		35		ns
Reverse Recovery Charge	$Q_{rr}$	$IF=11.5A, dI/dt=500A/\mu s$		165		nC
<b>Notes :</b> a.Repetitive Rating : Pulse width limited by maximum junction temperature. b.Surface Mounted on FR4 Board, $t \leq 10 \text{ sec.}$ c.Pulse Test : Pulse Width $\leq 300\mu s$ , Duty Cycle $\leq 2\%$ . d.Guaranteed by design, not subject to production testing.						




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**




**Figure 4. On-Resistance Variation with Temperature**




**Figure 5. Gate Threshold Variation with Temperature**




**Figure 6. Body Diode Forward Voltage Variation with Source Current**




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**




**Figure 9. Breakdown Voltage Variation VS Temperature**



**Figure 10. Switching Test Circuit**



**Figure 11. Switching Waveforms**



**Figure 12. Normalized Thermal Transient Impedance Curve**