


## P-Channel Enhancement Mode Field Effect Transistor

### FEATURES


Type	V <sub>DSS</sub>	R <sub>DS(ON)</sub>	I <sub>D</sub>	@V <sub>GS</sub>
CEP14P20A	-200V	275mΩ	-13.7A	-10V
CEB14P20A	-200V	275mΩ	-13.7A	-10V
CEF14P20A	-200V	275mΩ	-13.7A <sup>d</sup>	-10V



- Super high dense cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handling capability.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.

### Applications

- Switched mode power supplies.
- Lighting.
- DC Motor control.
- Load switch.
- battery powered.



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V <sub>DS</sub>	-200		V
Gate-Source Voltage	V <sub>GS</sub>	± 30		V
Drain Current-Continuous @ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 100°C	I <sub>D</sub>	-13.7	-13.7 <sup>d</sup>	A
		-8.7	-8.7 <sup>d</sup>	A
Drain Current-Pulsed <sup>a</sup>	I <sub>DM</sub> <sup>e</sup>	-54.8	-54.8 <sup>d</sup>	A
Maximum Power Dissipation @ T <sub>C</sub> = 25°C - Derate above 25°C	P <sub>D</sub>	104	34	W
		0.83	0.27	W/°C
Single Pulsed Avalanche Energy <sup>g</sup>	E <sub>AS</sub>	198		mJ
Single Pulsed Avalanche Current <sup>g</sup>	I <sub>AS</sub>	11.5		A
Operating and Store Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150		°C

### Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	1.2	3.6	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	62.5	65	°C/W



# CEP14P20A/CEB14P20A CEF14P20A

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = -250\mu A$	-200			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -200V, V_{GS} = 0V$			-1	$\mu A$
Gate Body Leakage Current, Forward	$I_{GSSF}$	$V_{GS} = 30V, V_{DS} = 0V$			100	nA
Gate Body Leakage Current, Reverse	$I_{GSSR}$	$V_{GS} = -30V, V_{DS} = 0V$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = -250\mu A$	-2		-4	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = -10V, I_D = -6.8A$		220	275	$m\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{iss}$	$V_{DS} = -25V, V_{GS} = 0V,$ $f = 1.0\text{ MHz}$		3790		pF
Output Capacitance	$C_{oss}$			145		pF
Reverse Transfer Capacitance	$C_{rss}$			105		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -100V, I_D = -13.5A,$ $V_{GS} = -10V, R_{GEN} = 25\Omega$		41		ns
Turn-On Rise Time	$t_r$			44		ns
Turn-Off Delay Time	$t_{d(off)}$			172		ns
Turn-Off Fall Time	$t_f$			73		ns
Total Gate Charge	$Q_g$	$V_{DS} = -160V, I_D = -13.5A,$ $V_{GS} = -10V$		64		nC
Gate-Source Charge	$Q_{gs}$			11		nC
Gate-Drain Charge	$Q_{gd}$			22		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S^f$				-13.7	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{SD}$	$V_{GS} = 0V, I_S = -13.7A$			-1.5	V
<b>Notes :</b> a.Repetitive Rating : Pulse width limited by maximum junction temperature . b.Pulse Test : Pulse Width $\leq 300\mu s$ , Duty Cycle $\leq 2\%$ . c.Guaranteed by design, not subject to production testing. d.Limited only by maximum temperature allowed . e.Pulse width limited by safe operating area . f.Full package $I_{S(max)} = 8A$ . g.L = 3mH, $I_{AS} = 11.5A, V_{DD} = 25V, R_G = 25\Omega$ , Starting $T_J = 25^\circ\text{C}$ .						



# CEP14P20A/CEB14P20A CEF14P20A




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature






Figure 6. Body Diode Forward Voltage Variation with Source Current




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**



**Figure 9. Breakdown Voltage Variation VS Temperature**



**Figure 10. Switching Test Circuit**



**Figure 11. Switching Waveforms**



# CEP14P20A/CEB14P20A CEF14P20A




Figure 12. Normalized Thermal Transient Impedance Curve