


**N-Channel Enhancement Mode Field Effect Transistor****FEATURES**

- 700V@ $T_J$  max, 38A,  $R_{DS(ON)} = 0.1\Omega$  @ $V_{GS} = 10V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- RoHS compliant.
- TO-247 package.
- Fast reverse recovery time.

**ABSOLUTE MAXIMUM RATINGS**  $T_C = 25^\circ C$  unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	650	V
Gate-Source Voltage	$V_{GS}$	$\pm 30$	V
Drain Current-Continuous @ $T_C = 25^\circ C$ @ $T_C = 100^\circ C$	$I_D$	38	A
		24	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	152	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above 25° C	$P_D$	357	W
		2.9	W/°C
Single Pulsed Avalanche Energy <sup>d</sup>	$E_{AS}$	960	mJ
Single Pulsed Avalanche Current <sup>d</sup>	$I_{AS}$	8	A
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	°C

**Thermal Characteristics**


Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{JC}$	0.35	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{JA}$	62.5	°C/W




# CEW38N65SF

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units	
<b>Off Characteristics</b>							
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	650			V	
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 650\text{V}, V_{\text{GS}} = 0\text{V}$		5		$\mu\text{A}$	
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA	
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA	
<b>On Characteristics<sup>b</sup></b>							
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2.5		4.5	V	
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 20\text{A}$		0.084	0.1	$\Omega$	
Gate Input Resistance	$R_g$	f=1MHz,open Drain		3		$\Omega$	
<b>Dynamic Characteristics<sup>c</sup></b>							
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 150\text{V}, V_{\text{GS}} = 0\text{V}, f = 1\text{MHz}$		2225		pF	
Output Capacitance	$C_{\text{oss}}$			115		pF	
Reverse Transfer Capacitance	$C_{\text{rss}}$			5		pF	
<b>Switching Characteristics<sup>c</sup></b>							
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 520\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 6\Omega$		39		ns	
Turn-On Rise Time	$t_r$			12		ns	
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			86		ns	
Turn-Off Fall Time	$t_f$			8		ns	
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 520\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}$		67		nC	
Gate-Source Charge	$Q_{\text{gs}}$			14		nC	
Gate-Drain Charge	$Q_{\text{gd}}$			28		nC	
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>							
Drain-Source Diode Forward Current	$I_S$				38	A	
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 20\text{A}$			1.5	V	
Reverse Recovery Time	$T_{\text{rr}}$	$I_F = 10\text{A}, di/dt = 100\text{A/us}$		139.77		ns	
Reverse Recovery Charge	$Q_{\text{rr}}$			0.8		uC	
Peak Reverse Recovery Current	$I_{\text{rr}}$			10.73		A	
Notes :							
a.Repetitive Rating : Pulse width limited by maximum junction temperature.							
b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$ , Duty Cycle $\leq 2\%$ .							
c.Guaranteed by design, not subject to production testing.							
d.L = 30mH, $I_{AS} = 8\text{A}$ , $V_{DD} = 50\text{V}$ , $R_G = 25\Omega$ , Starting $T_J = 25^\circ\text{C}$ .							




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**




**Figure 4. On-Resistance Variation with Temperature**




**Figure 5. Gate Threshold Variation with Temperature**




**Figure 6. Body Diode Forward Voltage Variation with Source Current**




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**



**Figure 9. Breakdown Voltage Variation VS Temperature**



**Figure 10. Switching Test Circuit**



**Figure 11. Switching Waveforms**




Figure 12. Normalized Thermal Transient Impedance Curve