CED30P10/CEU30P10

P-Channel Enhancement Mode Field Effect Transistor

FEATURES

- -100V, -27A, $R_{DS(ON)}$ = 76mΩ @V_{GS} = -10V.
  $R_{DS(ON)}$ = 92mΩ @V_{GS} = -4.5V.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- RoHS compliant.
- TO-251 & TO-252 package.

CEU SERIES
TO-252(D-PAK)

CED SERIES
TO-251(I-PAK)



ABSOLUTE MAXIMUM RATINGS T_C = 25°C unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	-100	V
Gate-Source Voltage	V_{GS}	±20	V
Drain Current-Continuous	I_D	-27	A
Drain Current-Pulsed [a]	I_{DM}	-108	A
Maximum Power Dissipation @ T_C = 25°C	P_D	100	W
- Derate above 25°C		0.66	W/°C
Operating and Store Temperature Range	T_J,T_{stg}	-55 to 175	°C

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.5	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	°C/W

Electrical Characteristics T_A = 25°C unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	V_{GS} = 0V, I_D = -250μA	-100			V
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = -100V, V_{GS} = 0V			-1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	V_{GS} = 20V, V_{DS} = 0V			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	V_{GS} = -20V, V_{DS} = 0V			-100	nA
On Characteristics [c]						
Gate Threshold Voltage	$V_{GS(th)}$	V_{GS} = V_{DS}, I_D = -250μA	-1		-3	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	V_{GS} = -10V, I_D = -15A		63	76	mΩ
		V_{GS} = -4.5V, I_D = -8A		72	92	mΩ
Dynamic Characteristics [d]						
Input Capacitance	C_{iss}	V_{DS} = -25V, V_{GS} = 0V, f = 1.0 MHz		2550		pF
Output Capacitance	C_{oss}			345		pF
Reverse Transfer Capacitance	C_{rss}			70		pF
Switching Characteristics [d]						
Turn-On Delay Time	$t_{d(on)}$	V_{DD} = -50V, I_D = -18A, V_{GS} = -10V, R_{GEN}= 3.3Ω		16		ns
Turn-On Rise Time	t_r			7		ns
Turn-Off Delay Time	$t_{d(off)}$			120		ns
Turn-Off Fall Time	t_f			25		ns
Total Gate Charge	Q_g	V_{DS} = -80V, I_D = -18A, V_{GS} = -10V		78		nC
Gate-Source Charge	Q_{gs}			8		nC
Gate-Drain Charge	Q_{gd}			20		nC
Drain-Source Diode Characteristics and Maximun Ratings						
Drain-Source Diode Forward Current [b]	I_S				-27	A
Drain-Source Diode Forward Voltage [c]	V_{SD}	V_{GS} = 0V, I_S = -16A			-1.2	V

Notes :
a.Repetitive Rating : Pulse width limited by maximum junction temperature.
b.Surface Mounted on FR4 Board, t ≤ 10 sec.
c.Pulse Test : Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
d.Guaranteed by design, not subject to production testing.



Figure 1. Output Characteristics



Figure 2. Transfer Characteristics



Figure 3. Capacitance



Figure 4. On-Resistance Variation with Temperature



Figure 5. Gate Threshold Variation with Temperature



Figure 6. Body Diode Forward Voltage Variation with Source Current



Figure 7. Gate Charge



Figure 8. Maximum Safe Operating Area



Figure 9. Switching Test Circuit



Figure 10. Switching Waveforms



Figure 11. Normalized Thermal Transient Impedance Curve