



**Dual N-Channel Enhancement Mode Field Effect Transistor****FEATURES**

- 20V, 8.3A,  $R_{DS(ON)} = 18m\Omega$  @ $V_{GS} = 4.5V$ .
- $R_{DS(ON)} = 24 m\Omega$  @ $V_{GS} = 2.5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.
- Surface mount Package.

**ABSOLUTE MAXIMUM RATINGS**  $T_A = 25^\circ C$  unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	20	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	V
Drain Current-Continuous	$I_D$	8.3	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	33.2	A
Maximum Power Dissipation	$P_D$	2	W
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ C$

**Thermal Characteristics**







Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	$^\circ C/W$




CEM2188


**Electrical Characteristics**  $T_A = 25^\circ C$  unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	20			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 20V, V_{GS} = 0V$			1	$\mu A$
Gate Body Leakage Current, Forward	$I_{GSSF}$	$V_{GS} = 12V, V_{DS} = 0V$			100	nA
Gate Body Leakage Current, Reverse	$I_{GSSR}$	$V_{GS} = -12V, V_{DS} = 0V$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu A$	0.5		1.5	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = 4.5V, I_D = 6A$		15	18	$m\Omega$
		$V_{GS} = 2.5V, I_D = 5.2A$		19	24	$m\Omega$
Gate Input Resistance	$R_g$	f=1MHz,open Drain		2.2		$\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{iss}$	$V_{DS} = 15V, V_{GS} = 0V,$ $f = 1.0 \text{ MHz}$		525		pF
Output Capacitance	$C_{oss}$			105		pF
Reverse Transfer Capacitance	$C_{rss}$			95		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 15V, I_D = 5.5A,$ $V_{GS} = 4.5V, R_{GEN} = 10\Omega$		13		ns
Turn-On Rise Time	$t_r$			11		ns
Turn-Off Delay Time	$t_{d(off)}$			37		ns
Turn-Off Fall Time	$t_f$			16		ns
Total Gate Charge	$Q_g$	$V_{DS} = 15V, I_D = 5.8A,$ $V_{GS} = 4.5V$		9.4		nC
Gate-Source Charge	$Q_{gs}$			0.7		nC
Gate-Drain Charge	$Q_{gd}$			3.9		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$				1.6	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{SD}$	$V_{GS} = 0V, I_S = 1.7A$			1.2	V
<b>Notes :</b> a.Repetitive Rating : Pulse width limited by maximum junction temperature. b.Pulse Test : Pulse Width $\leq 300\mu s$ . Duty Cycle $\leq 2\%$ . c.Guaranteed by design, not subject to production testing.						


**Figure 1. Output Characteristics****Figure 2. Transfer Characteristics****Figure 3. Capacitance****Figure 4. On-Resistance Variation with Temperature****Figure 5. Gate Threshold Variation with Temperature****Figure 6. Body Diode Forward Voltage Variation with Source Current**




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**



**Figure 9. Breakdown Voltage Variation VS Temperature**



**Figure 10. Switching Test Circuit**



**Figure 11. Switching Waveforms**





Figure 12. Normalized Thermal Transient Impedance Curve

## SO-8 產品外觀尺寸圖 (Product Outline Dimension)



SYMBOLS	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
B	0.31	0.51	0.012	0.020
C	0.17	0.25	0.007	0.010
D	4.69	5.00	0.185	0.197
E1	3.70	4.06	0.146	0.160
eB	5.80	6.20	0.228	0.244
e	1.27		0.050	
L	0.40	0.95	0.016	0.037
θ	0°	8°	0°	8°