



**P-Channel Enhancement Mode Field Effect Transistor****FEATURES**

- -40V, -13.6A,  $R_{DS(ON)} = 8.4\text{m}\Omega$  @ $V_{GS} = -10\text{V}$ .  
 $R_{DS(ON)} = 12\text{m}\Omega$  @ $V_{GS} = -4.5\text{V}$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- RoHS compliant.
- Surface mount Package.

**ABSOLUTE MAXIMUM RATINGS**  $T_A = 25^\circ\text{C}$  unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	-40	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	-13.6	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	-54.4	A
Maximum Power Dissipation	$P_D$	2.5	W
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient <sup>b</sup>	$R_{\theta JA}$	50	$^\circ\text{C/W}$



# CEM4073

## Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = -250\mu\text{A}$	-40			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = -40\text{V}, V_{\text{GS}} = 0\text{V}$			-1	$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
<b>On Characteristics<sup>c</sup></b>						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_{\text{D}} = -250\mu\text{A}$	-1		-3	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = -10\text{V}, I_{\text{D}} = -10\text{A}$		7	8.4	$\text{m}\Omega$
		$V_{\text{GS}} = -4.5\text{V}, I_{\text{D}} = -5\text{A}$		9	12	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>d</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = -20\text{V}, V_{\text{GS}} = 0\text{V}, f = 1\text{MHz}$		3585		pF
Output Capacitance	$C_{\text{oss}}$			540		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			170		pF
<b>Switching Characteristics<sup>d</sup></b>						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = -20\text{V}, I_{\text{D}} = -1\text{A}, V_{\text{GS}} = -10\text{V}, R_{\text{GEN}} = 6\Omega$		36		ns
Turn-On Rise Time	$t_{\text{r}}$			20		ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			245		ns
Turn-Off Fall Time	$t_{\text{f}}$			64		ns
Total Gate Charge	$Q_{\text{g}}$	$V_{\text{DS}} = -20\text{V}, I_{\text{D}} = -10\text{A}, V_{\text{GS}} = -4.5\text{V}$		58		nC
Gate-Source Charge	$Q_{\text{gs}}$			17		nC
Gate-Drain Charge	$Q_{\text{gd}}$			28		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_{\text{s}}$				-1.9	A
Drain-Source Diode Forward Voltage <sup>c</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_{\text{s}} = -10\text{A}$			-1.3	V

Notes :

a.Repetitive Rating : Pulse width limited by maximum junction temperature.

b.Surface Mounted on FR4 Board,  $t \leq 10$  sec.

c.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

d.Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature







Figure 6. Body Diode Forward Voltage Variation with Source Current




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**



**Figure 9. Breakdown Voltage Variation VS Temperature**



**Figure 10. Switching Test Circuit**



**Figure 11. Switching Waveforms**




Figure 12. Normalized Thermal Transient Impedance Curve