



## Dual Enhancement Mode Field Effect Transistor (N and P Channel)

### FEATURES

- 40V, 6.0A,  $R_{DS(ON)} = 34m\Omega$  @ $V_{GS} = 10V$ .  
 $R_{DS(ON)} = 49m\Omega$  @ $V_{GS} = 4.5V$ .
- -40V, -5.9A,  $R_{DS(ON)} = 36m\Omega$  @ $V_{GS} = -10V$ .  
 $R_{DS(ON)} = 44m\Omega$  @ $V_{GS} = -4.5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.
- Surface mount Package.



### ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ C$  unless otherwise noted

Parameter	Symbol	N-Channel	P-Channel	Units
Drain-Source Voltage	$V_{DS}$	40	-40	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 20$	V
Drain Current-Continuous	$I_D$	6	-5.9	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	24	-23.6	A
Maximum Power Dissipation	$P_D$	2.0		W
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150		°C

### Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	°C/W



# CEM4269B

## N-Channel Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = 250\mu\text{A}$	40			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 40\text{V}, V_{\text{GS}} = 0\text{V}$			1	$\mu\text{A}$
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_{\text{D}} = 250\mu\text{A}$	1		3	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 10\text{V}, I_{\text{D}} = 6\text{A}$		28	34	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}, I_{\text{D}} = 5\text{A}$		38	49	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		480		pF
Output Capacitance	$C_{\text{oss}}$			80		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			45		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 32\text{V}, R_{\text{L}} = 1\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 6\Omega$		9		ns
Turn-On Rise Time	$t_{\text{r}}$			4		ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			28		ns
Turn-Off Fall Time	$t_{\text{f}}$			4		ns
Total Gate Charge	$Q_{\text{g}}$	$V_{\text{DS}} = 32\text{V}, I_{\text{D}} = 1\text{A}, V_{\text{GS}} = 4.5\text{V}$		5.7		nC
Gate-Source Charge	$Q_{\text{gs}}$			0.9		nC
Gate-Drain Charge	$Q_{\text{gd}}$			2.8		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_{\text{s}}$				2	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_{\text{s}} = 1\text{A}$			1	V

Notes :

a.Repetitive Rating : Pulse width limited by maximum junction temperature.

b.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .







c.Guaranteed by design, not subject to production testing.













# CEM4269B

## P-Channel Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = -250\mu\text{A}$	-40			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = -40\text{V}, V_{\text{GS}} = 0\text{V}$			-1	$\mu\text{A}$
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_{\text{D}} = -250\mu\text{A}$	-1		-3	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = -10\text{V}, I_{\text{D}} = -3\text{A}$		30	36	$\text{m}\Omega$
		$V_{\text{GS}} = -4.5\text{V}, I_{\text{D}} = -2\text{A}$		34	44	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = -20\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1520		pF
Output Capacitance	$C_{\text{oss}}$			120		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			85		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = -20\text{V}, I_{\text{D}} = -5\text{A}, V_{\text{GS}} = -10\text{V}, R_{\text{GEN}} = 3\Omega$		13		ns
Turn-On Rise Time	$t_r$			5		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			90		ns
Turn-Off Fall Time	$t_f$			16		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = -20\text{V}, I_{\text{D}} = -5\text{A}, V_{\text{GS}} = -4.5\text{V}$		11		nC
Gate-Source Charge	$Q_{\text{gs}}$			3.2		nC
Gate-Drain Charge	$Q_{\text{gd}}$			4.4		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_s$				-2	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_s = -1\text{A}$			-1	V
<b>Notes :</b>						
a.Repetitive Rating : Pulse width limited by maximum junction temperature.						
b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$ , Duty Cycle $\leq 2\%$ .						
c.Guaranteed by design, not subject to production testing.						

**N-CHANNEL**

**Figure 1. Output Characteristics**

**Figure 2. Transfer Characteristics**

**Figure 3. Capacitance**

**Figure 4. On-Resistance Variation with Temperature**

**Figure 5. Gate Threshold Variation with Temperature**

**Figure 6. Body Diode Forward Voltage Variation with Source Current**

**P-CHANNEL**

**Figure 7. Output Characteristics**

**Figure 8. Transfer Characteristics**

**Figure 9. Capacitance**

**Figure 10. On-Resistance Variation with Temperature**

**Figure 11. Gate Threshold Variation with Temperature**

**Figure 12. Body Diode Forward Voltage Variation with Source Current**

**N-CHANNEL**

**Figure 13. Gate Charge**
**P-CHANNEL**

**Figure 15. Gate Charge**

**Figure 14. Maximum Safe Operating Area**

**Figure 16. Maximum Safe Operating Area**




Figure 17. Switching Test Circuit




Figure 18. Switching Waveforms





Figure 19. Normalized Thermal Transient Impedance Curve

## SO-8 產品外觀尺寸圖 (Product Outline Dimension)



SYMBOLS	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
B	0.31	0.51	0.012	0.020
C	0.17	0.25	0.007	0.010
D	4.69	5.00	0.185	0.197
E1	3.70	4.06	0.146	0.160
eB	5.80	6.20	0.228	0.244
e	1.27		0.050	
L	0.40	0.95	0.016	0.037
θ	0°	8°	0°	8°