




# CEP07N120/CEB07N120 CEF07N120



## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

Type	$V_{DSS}$	$R_{DS(ON)}$	$I_D$	@ $V_{GS}$
CEP07N120	1200V	2.5Ω	7A	10V
CEB07N120	1200V	2.5Ω	7A	10V
CEF07N120	1200V	2.5Ω	7A <sup>d</sup>	10V



- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	$V_{DS}$	1200		V
Gate-Source Voltage	$V_{GS}$	$\pm 30$		V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	$I_D$	7 4.4	7 <sup>d</sup> 4.4 <sup>d</sup>	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$ <sup>e</sup>	28	28 <sup>d</sup>	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	$P_D$	329 2.63	89 0.71	W/W°C
Single Pulsed Avalanche Energy <sup>d</sup>	$E_{AS}$	500		mJ
Single Pulsed Avalanche Current <sup>d</sup>	$I_{AS}$	5		A
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150		°C

### Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	$R_{JC}$	0.38	1.4	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{JA}$	62.5	65	°C/W



# CEP07N120/CEB07N120 CEF07N120

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	1200			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 1200\text{V}, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	3		5	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 3\text{A}$		1.9	2.5	$\Omega$
Gate Input Resistance	$R_g$	f=1MHz,open Drain		1.1		$\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1925		pF
Output Capacitance	$C_{\text{oss}}$			190		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			20		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 600\text{V}, I_D = 3.5\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 4.7\Omega$		33		ns
Turn-On Rise Time	$t_r$			12		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			63		ns
Turn-Off Fall Time	$t_f$			14		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 600\text{V}, I_D = 3.5\text{A}, V_{\text{GS}} = 10\text{V}$		58		nC
Gate-Source Charge	$Q_{\text{gs}}$			9		nC
Gate-Drain Charge	$Q_{\text{gd}}$			31		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S^f$				7	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 7\text{A}$			1.4	V
<b>Notes :</b>						
a.Repetitive Rating : Pulse width limited by maximum junction temperature .						
b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$ . Duty Cycle $\leq 2\%$ .						
c.Guaranteed by design, not subject to production testing.						
d.Limited only by maximum temperature allowed .						
e.Pulse width limited by safe operating area .						
f.Full package $I_{\text{S}(\text{max})} = 3.6\text{A}$ .						
g.L = 40mH, $I_{\text{AS}} = 5\text{A}$ , $V_{\text{DD}} = 50\text{V}$ , $R_G = 25\Omega$ , Starting $T_J = 25^\circ\text{C}$ .						



# CEP07N120/CEB07N120 CEF07N120




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



# CEP07N120/CEB07N120 CEF07N120




Figure 7. Gate Charge




Figure 8. Maximum Safe  
Operating Area




Figure 9. Breakdown Voltage Variation  
VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms



# CEP07N120/CEB07N120 CEF07N120




Figure 12. Normalized Thermal Transient Impedance Curve