



# CEP100N12/CEB100N12

## N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

### FEATURES

- High power and current handing capability.
- Reliable and rugged.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.

### APPLICATIONS

- Synchronous Rectification.
- DC/DC converter.
- Motor drive.

$V_{DSS}$	$R_{DS(ON)} \text{ typ}$	$I_D$	$@V_{GS}$
120V	6mΩ	100A	10V

CEB SERIES  
TO-263(DD-PAK)

CEP SERIES  
TO-220



### ABSOLUTE MAXIMUM RATINGS

$T_C = 25^\circ\text{C}$  unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	120	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 70^\circ\text{C}$	$I_D$	100	A
		80	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	400	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above $25^\circ\text{C}$	$P_D$	125	W
		1	W/ $^\circ\text{C}$
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$

### Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{JC}$	1	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{JA}$	62.5	$^\circ\text{C/W}$

This is preliminary information on a new product in development now  
Details are subject to change without notice .

2025.Aug  
<http://www.cet-mos.com>



# CEP100N12/CEB100N12

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = 250\mu\text{A}$	120			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 120\text{V}, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_{\text{D}} = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_{\text{D}} = 20\text{A}$		6	7	$\text{m}\Omega$
Gate input resistance	$R_g$	f=1MHz,open Drain		1.8		$\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 60\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		2590		pF
Output Capacitance	$C_{\text{oss}}$			420		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			15		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 60\text{V}, I_{\text{D}} = 20\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 10\Omega$		36		ns
Turn-On Rise Time	$t_r$			17		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			65		ns
Turn-Off Fall Time	$t_f$			23		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 60\text{V}, I_{\text{D}} = 20\text{A}, V_{\text{GS}} = 10\text{V}$		45		nC
Gate-Source Charge	$Q_{\text{gs}}$			13		nC
Gate-Drain Charge	$Q_{\text{gd}}$			10		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_s$				100	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_s = 20\text{A}$			1.2	V
<b>Notes :</b>						
a.Repetitive Rating : Pulse width limited by maximum junction temperature.						
b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$ . Duty Cycle $\leq 2\%$ .						
c.Guaranteed by design, not subject to production testing.						




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature







Figure 6. Body Diode Forward Voltage Variation with Source Current




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**




**Figure 9. Breakdown Voltage Variation VS Temperature**



**Figure 10. On-Resistance vs. Drain Current**



**Figure 11. Switching Test Circuit**



**Figure 12. Switching Waveforms**



# CEP100N12/CEB100N12




Figure 13. Normalized Thermal Transient Impedance Curve