




N-Channel Enhancement Mode Field Effect Transistor

FEATURES

Type	$V_{DSS}@T_{Jmax}$	$R_{DS(ON)}$	I_D	@ V_{GS}
CEP1310S	100V	8m Ω	85A	10V
CEB1310S	100V	8m Ω	85A	10V
CEF1310S	100V	8m Ω	85A ^d	10V



- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V_{DS}	100		V
Gate-Source Voltage	V_{GS}	± 20		V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	I_D	85	85 ^d	A
		54	54 ^d	A
Drain Current-Pulsed ^a	I_{DM}^e	340	340 ^d	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	P_D	104	35	W
		0.8	0.3	W/ $^\circ\text{C}$
Single Pulsed Avalanche Energy ^g	E_{AS}	220.5		mJ
Single Pulsed Avalanche Current ^g	I_{AS}	21		A
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.2	3.6	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	65	$^\circ\text{C}/\text{W}$



CEP1310S/CEB1310S CEF1310S

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	100			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 100V, V_{GS} = 0V$			1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{GS} = 20V, V_{DS} = 0V$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{GS} = -20V, V_{DS} = 0V$			-100	nA
On Characteristics^b						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu A$	2		4	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = 10V, I_D = 20A$		6.8	8	m Ω
Dynamic Characteristics^c						
Input Capacitance	C_{iss}	$V_{DS} = 50V, V_{GS} = 0V,$ $f = 1MHz$		1720		pF
Output Capacitance	C_{oss}			390		pF
Reverse Transfer Capacitance	C_{rss}			20		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 80V, I_D = 20A,$ $V_{GS} = 10V, R_{GEN} = 6\Omega$		21		ns
Turn-On Rise Time	t_r			9		ns
Turn-Off Delay Time	$t_{d(off)}$			40		ns
Turn-Off Fall Time	t_f			14		ns
Total Gate Charge	Q_g	$V_{DS} = 80V, I_D = 20A,$ $V_{GS} = 10V$		38		nC
Gate-Source Charge	Q_{gs}			7		nC
Gate-Drain Charge	Q_{gd}			16		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S^f				85	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{GS} = 0V, I_S = 10A$			1.2	V
Notes : a.Repetitive Rating : Pulse width limited by maximum junction temperature. b.Pulse Test : Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$. c.Guaranteed by design, not subject to production testing. d.Limited only by maximum temperature allowed . e.Pulse width limited by safe operating area . f.Full package $I_{S(max)} = 28.9A$. g.L = 1mH, $I_{AS} = 21A$, $V_{DD} = 50V$, $R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$.						



CEP1310S/CEB1310S CEF1310S




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature



Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Breakdown Voltage Variation VS Temperature



Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms




Figure 12. Normalized Thermal Transient Impedance Curve