



# CEP210N10/CEB210N10

## N-Channel Enhancement Mode Field Effect Transistor


PRELIMINARY

### FEATURES


- 100V, 209A,  $R_{DS(ON)} = 3m\Omega$  @ $V_{GS} = 10V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.
- TO-220 & TO-263 package.



CEB SERIES  
TO-263(DD-PAK)



CEP SERIES  
TO-220



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous @ $T_C = 25^\circ C$	$I_D$	209	A
Drain Current-Continuous @ $T_C = 100^\circ C$		132	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	836	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above $25^\circ C$	$P_D$	236 1.89	W W/ $^\circ C$
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ C$

### Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	0.53	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	$^\circ C/W$

This is preliminary information on a new product in development now  
Details are subject to change without notice .

2024.Oct  
<http://www.cet-mos.com>



# CEP210N10/CEB210N10

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	100			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 100\text{V}, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 20\text{A}$		2.5	3.0	$\text{m}\Omega$
Gate input resistance	$R_g$	f=1MHz,open Drain		1.5		$\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 50\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0\text{MHz}$		6710		pF
Output Capacitance	$C_{\text{oss}}$			1580		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			45		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 50\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 5\Omega$		39		ns
Turn-On Rise Time	$t_r$			20		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			69		ns
Turn-Off Fall Time	$t_f$			32		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 50\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}$		90		nC
Gate-Source Charge	$Q_{\text{gs}}$			22		nC
Gate-Drain Charge	$Q_{\text{gd}}$			22		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$				196	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 1\text{A}$			1.2	V
Reverse Recovery Time	$T_{\text{rr}}$	$I_F = 20\text{A}, \text{di/dt} = 100\text{A/us}$		107		ns
Reverse Recovery Charge	$Q_{\text{rr}}$			192		nC

Notes :


a.Repetitive Rating : Pulse width limited by maximum junction temperature.

b.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .


c.Guaranteed by design, not subject to production testing.




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**




**Figure 4. On-Resistance Variation with Temperature**




**Figure 5. Gate Threshold Variation with Temperature**




**Figure 6. Body Diode Forward Voltage Variation with Source Current**




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**



**Figure 9. Breakdown Voltage Variation VS Temperature**



**Figure 10. Switching Test Circuit**



**Figure 11. Switching Waveforms**



# CEP210N10/CEB210N10




Figure 12. Normalized Thermal Transient Impedance Curve