



## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

Type	V <sub>DSS</sub>	R <sub>DS(ON)</sub>	I <sub>D</sub>	@V <sub>GS</sub>
CEP45N65S	650V	70mΩ	45A	10V
CEB45N65S	650V	70mΩ	45A	10V
CEF45N65S	650V	70mΩ	45A <sup>d</sup>	10V

- Super high dense cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handling capability.
- RoHS compliant.



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V <sub>DS</sub>	650		V
Gate-Source Voltage	V <sub>GS</sub>	±30		V
Drain Current-Continuous @ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 100°C	I <sub>D</sub>	45	45 <sup>d</sup>	A
		28	28 <sup>d</sup>	A
Drain Current-Pulsed <sup>a</sup>	I <sub>DM</sub> <sup>e</sup>	180	180 <sup>d</sup>	A
Maximum Power Dissipation @ T <sub>C</sub> = 25°C - Derate above 25°C	P <sub>D</sub>	357	89	W
		2.8	0.7	W/°C
Single Pulsed Avalanche Energy <sup>h</sup>	E <sub>AS</sub>	300		mJ
Single Pulsed Avalanche Current <sup>h</sup>	I <sub>AS</sub>	4		A
Operating and Store Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150		°C

### Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	0.35	1.4	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	62.5	65	°C/W



# CEP45N65S/CEB45N65S CEF45N65S

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	650			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 650V, V_{GS} = 0V$			1	$\mu A$
Gate Body Leakage Current, Forward	$I_{GSSF}$	$V_{GS} = 30V, V_{DS} = 0V$			100	nA
Gate Body Leakage Current, Reverse	$I_{GSSR}$	$V_{GS} = -30V, V_{DS} = 0V$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu A$	2.5		4.5	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = 10V, I_D = 20A$		56	70	m $\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{iss}$	$V_{DS} = 100V, V_{GS} = 0V, f = 1.0\text{ MHz}$		2905		pF
Output Capacitance	$C_{oss}$			160		pF
Reverse Transfer Capacitance	$C_{rss}$			5		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 520V, I_D = 10A, V_{GS} = 10V, R_{GEN} = 10\Omega$		42		ns
Turn-On Rise Time	$t_r$			21		ns
Turn-Off Delay Time	$t_{d(off)}$			124		ns
Turn-Off Fall Time	$t_f$			5		ns
Total Gate Charge	$Q_g$	$V_{DS} = 520V, I_D = 10A, V_{GS} = 10V$		79		nC
Gate-Source Charge	$Q_{gs}$			18		nC
Gate-Drain Charge	$Q_{gd}$			25		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S^f$				45	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{SD}$	$V_{GS} = 0V, I_S = 20A^g$			1.5	V
Reverse Recovery Time	$T_{rr}$	$V_R = 400V, I_F = 23A, dI_F/dt = 100A/\mu s$		386		ns
Reverse Recovery Charge	$Q_{rr}$			8.7		$\mu C$
Peak Reverse Recovery Current	$I_{rrm}$			44.2		A
<b>Notes :</b> a.Repetitive Rating : Pulse width limited by maximum junction temperature . b.Pulse Test : Pulse Width < 300 $\mu s$ , Duty Cycle < 2% . c.Guaranteed by design, not subject to production testing. d.Limited only by maximum temperature allowed . e.Pulse width limited by safe operating area . f.Full package $I_{S(max)} = 22A$ . g.Full package $V_{SD}$ test condition $I_S = 22A$ . h.L = 37.5mH, $I_{AS} = 4A, V_{DD} = 60V, R_G = 25\Omega$ , Starting $T_J = 25\text{ C}$ .						



# CEP45N65S/CEB45N65S CEF45N65S




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Breakdown Voltage Variation VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms



# CEP45N65S/CEB45N65S CEF45N65S




Figure 12. Normalized Thermal Transient Impedance Curve