




CEPF640B/CEBF640B CEFF640B

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

Type	V _{DSS}	R _{DS(ON)}	I _D	@V _{GS}
CEPF640B	200V	160mΩ	19A	10V
CEBF640B	200V	160mΩ	19A	10V
CEFF640B	200V	160mΩ	19A ^d	10V

- Super high dense cell design for extremely low R_{DS(ON)}.
- High power and current handing capability.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.



ABSOLUTE MAXIMUM RATINGS T_C = 25°C unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V _{DS}	200		V
Gate-Source Voltage	V _{GS}	± 30		V
Drain Current-Continuous @ T _C = 25°C @ T _C = 100°C	I _D	19	19 ^d	A
		12	12 ^d	A
Drain Current-Pulsed ^a	I _{DM} ^e	76	76 ^d	A
Maximum Power Dissipation @ T _C = 25°C - Derate above 25°C	P _D	125	40	W
		1	0.32	W/°C
Single Pulsed Avalanche Energy ^g	E _{AS}	220		mJ
Single Pulsed Avalanche Current ^g	I _{AS}	21		A
Operating and Store Temperature Range	T _J , T _{stg}	-55 to 150		°C

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R _{θJC}	1	3.1	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62.5	65	°C/W



CEPF640B/CEBF640B CEFF640B

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	200			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 200\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 10\text{A}$		132	160	$\text{m}\Omega$
Gate input resistance	R_g	f=1MHz,open Drain		0.7		Ω
Dynamic Characteristics^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}}=0\text{V}, f = 1.0 \text{ MHz}$		895		pF
Output Capacitance	C_{oss}			185		pF
Reverse Transfer Capacitance	C_{rss}			95		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 100\text{V}, I_D = 11\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 9.1\Omega$		17		ns
Turn-On Rise Time	t_r			14		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			74		ns
Turn-Off Fall Time	t_f			21		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 160\text{V}, I_D = 15\text{A}, V_{\text{GS}} = 10\text{V}$		56		nC
Gate-Source Charge	Q_{gs}			4		nC
Gate-Drain Charge	Q_{gd}			34		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S ^f				19	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 10\text{A}$			1.5	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature .
- b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- c.Guaranteed by design, not subject to production testing.
- d.Limited only by maximum temperature allowed .
- e.Pulse width limited by safe operating area .
- f.Full package $I_{\text{S}(\text{max})} = 10.9\text{A}$.
- g. $L = 1\text{mH}, I_{\text{AS}} = 21\text{A}, V_{\text{DD}} = 25\text{V}, R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CEPF640B/CEBF640B CEFF640B




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Breakdown Voltage Variation VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms



CEPF640B/CEBF640B CEFF640B




Figure 12. Normalized Thermal Transient Impedance Curve