



# CEP20N65S/CEB20N65S CEF20N65S



## N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

### FEATURES

Type	V <sub>DSS</sub>	R <sub>DS(ON)</sub>	I <sub>D</sub>	@V <sub>GS</sub>
CEP20N65S	650V	0.18Ω	20A	10V
CEB20N65S	650V	0.18Ω	20A	10V
CEF20N65S	650V	0.18Ω	20A <sup>d</sup>	10V

- Super high dense cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handing capability.
- RoHS compliant.



### ABSOLUTE MAXIMUM RATINGS T<sub>C</sub> = 25°C unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V <sub>DS</sub>	650		V
Gate-Source Voltage	V <sub>GS</sub>	±30		V
Drain Current-Continuous @ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 100°C	I <sub>D</sub>	20	20 <sup>d</sup>	A
		13	13 <sup>d</sup>	A
Drain Current-Pulsed <sup>a</sup>	I <sub>DM</sub> <sup>e</sup>	80	80 <sup>d</sup>	A
Maximum Power Dissipation @ T <sub>C</sub> = 25°C - Derate above 25°C	P <sub>D</sub>	205	35	W
		1.64	0.28	W/°C
Single Pulsed Avalanche Energy <sup>h</sup>	E <sub>AS</sub>	600		mJ
Single Pulsed Avalanche Current <sup>h</sup>	I <sub>AS</sub>	5		A
Operating and Store Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150		°C

### Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	0.61	3.6	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	62.5	65	°C/W

This is preliminary information on a new product in development now .  
Details are subject to change without notice .


Rev 1. 2018.Jan  
<http://www.cet-mos.com>




# CEP20N65S/CEB20N65S CEF20N65S

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	650			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 650\text{V}, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2.5		4.5	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 10\text{A}$		0.15	0.18	$\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 30\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1475		pF
Output Capacitance	$C_{\text{oss}}$			635		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			20		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 520\text{V}, I_D = 10\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 6\Omega$		31		ns
Turn-On Rise Time	$t_r$			13		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			65		ns
Turn-Off Fall Time	$t_f$			8		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 520\text{V}, I_D = 10\text{A}, V_{\text{GS}} = 10\text{V}$		35		nC
Gate-Source Charge	$Q_{\text{gs}}$			8		nC
Gate-Drain Charge	$Q_{\text{gd}}$			13		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$				20	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 10\text{A}$			1.2	V
<b>Notes :</b>						
a.Repetitive Rating : Pulse width limited by maximum junction temperature .						
b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$ , Duty Cycle $\leq 2\%$ .						
c.Guaranteed by design, not subject to production testing.						
d.Limited only by maximum temperature allowed .						
e.Pulse width limited by safe operating area .						
h.L = 48mH, I <sub>AS</sub> = 5A, V <sub>DD</sub> = 60V, R <sub>G</sub> = 25Ω, Starting T <sub>J</sub> = 25°C .						




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**



**Figure 4. On-Resistance Variation with Temperature**



**Figure 5. Gate Threshold Variation with Temperature**



**Figure 6. Body Diode Forward Voltage Variation with Source Current**



# CEP20N65S/CEB20N65S CEF20N65S




Figure 7. Gate Charge




Figure 8. Maximum Safe  
Operating Area




Figure 9. Breakdown Voltage Variation  
VS Temperature




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms



# CEP20N65S/CEB20N65S CEF20N65S




Figure 12. Normalized Thermal Transient Impedance Curve