




CED13N65S/CEU13N65S

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- 700V@ T_J max, 12.3A, $R_{DS(ON)} = 0.32\Omega$ @ $V_{GS} = 10V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- RoHS compliant.
- TO-251 & TO-252 package.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	650	V
Gate-Source Voltage	V_{GS}	± 30	V
Drain Current-Continuous @ $T_C = 25^\circ C$ @ $T_C = 100^\circ C$	I_D	12.3	A
		7.8	A
Drain Current-Pulsed ^a	I_{DM}	49.2	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above 25°C	P_D	125	W
		1	W/°C
Single Pulsed Avalanche Energy ^e	E_{AS}	306	mJ
Single Pulsed Avalanche Current ^e	I_{AS}	3.5	A
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150	°C

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	°C/W



CED13N65S/CEU13N65S

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units	
Off Characteristics							
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	650			V	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 650\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA	
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA	
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA	
On Characteristics ^c							
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2.5		4.5	V	
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 6\text{A}$		0.27	0.32	Ω	
Gate input resistance	R_g	f=1MHz,open Drain		8		Ω	
Dynamic Characteristics ^d							
Input Capacitance	C_{iss}	$V_{\text{DS}} = 150\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		910		pF	
Output Capacitance	C_{oss}			60		pF	
Reverse Transfer Capacitance	C_{rss}			15		pF	
Switching Characteristics ^d							
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{\text{DD}} = 400\text{V}, I_D = 6\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 10\Omega$		30		ns	
Turn-On Rise Time	t_r			13		ns	
Turn-Off Delay Time	$t_{d(\text{off})}$			65		ns	
Turn-Off Fall Time	t_f			11		ns	
Total Gate Charge	Q_g	$V_{\text{DS}} = 400\text{V}, I_D = 1\text{A}, V_{\text{GS}} = 10\text{V}$		25		nC	
Gate-Source Charge	Q_{gs}			4		nC	
Gate-Drain Charge	Q_{gd}			10		nC	
Drain-Source Diode Characteristics and Maximum Ratings							
Drain-Source Diode Forward Current	I_S	$V_{\text{GS}} = 0\text{V}, I_S = 6\text{A}$			12.3	A	
Drain-Source Diode Forward Voltage ^c	V_{SD}				1.2	V	
Reverse Recovery Time	T_{rr}			240		ns	
Reverse Recovery Charge	Q_{rr}			2.35		uC	
Peak Reverse Recovery Current	I_{rr}			16.8		A	
Notes :							
a.Repetitive Rating : Pulse width limited by maximum junction temperature.							
b.Surface Mounted on FR4 Board, t ≤ 10 sec.							
c.Pulse Test : Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.							
d.Guaranteed by design, not subject to production testing. e.L = 50mH, $I_{AS} = 3.5\text{A}$, $V_{\text{DD}} = 50\text{V}$, $R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$.							




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current




Figure 7. Gate Charge




Figure 8. Maximum Safe
Operating Area




Figure 9. Breakdown Voltage Variation
VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms



CED13N65S/CEU13N65S




Figure 12. Normalized Thermal Transient Impedance Curve