


## P-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

### FEATURES

- -60V, -50A,  $R_{DS(ON)} = 16.5m\Omega$  @  $V_{GS} = -10V$ .  
 $R_{DS(ON)} = 19m\Omega$  @  $V_{GS} = -4.5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.
- TO-252 package.



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	-60	V
Gate-Source Voltage	$V_{GS}$	$\pm 25$	V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	$I_D$	-50	A
		-31	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	-200	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above $25^\circ\text{C}$	$P_D$	73	W
		0.58	W/ $^\circ\text{C}$
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$

### Thermal Characteristics


Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.7	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	$^\circ\text{C/W}$

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = -250\mu A$	-60			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -60V, V_{GS} = 0V$			-1	$\mu A$
Gate Body Leakage Current, Forward	$I_{GSSF}$	$V_{GS} = 25V, V_{DS} = 0V$			100	nA
Gate Body Leakage Current, Reverse	$I_{GSSR}$	$V_{GS} = -25V, V_{DS} = 0V$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = -250\mu A$	-1		-3	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = -10V, I_D = -10A$		12.5	16.5	$m\Omega$
		$V_{GS} = -4.5V, I_D = -8A$		14.5	19	$m\Omega$
Gate Input Resistance	$R_g$	$f=1\text{MHz, open Drain}$		2.3		$\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{iss}$	$V_{DS} = -30V, V_{GS} = 0V,$ $f = 1.0\text{ MHz}$		8715		pF
Output Capacitance	$C_{oss}$			305		pF
Reverse Transfer Capacitance	$C_{rss}$			275		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -30V, I_D = -1A,$ $V_{GS} = -10V, R_{GEN} = 6\Omega$		24		ns
Turn-On Rise Time	$t_r$			11		ns
Turn-Off Delay Time	$t_{d(off)}$			230		ns
Turn-Off Fall Time	$t_f$			47		ns
Total Gate Charge	$Q_g$	$V_{DS} = -30V, I_D = -14A,$ $V_{GS} = -4.5V$		63		nC
Gate-Source Charge	$Q_{gs}$			13		nC
Gate-Drain Charge	$Q_{gd}$			26		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$				-50	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{SD}$	$V_{GS} = 0V, I_S = -1A$			-1.2	V
<b>Notes :</b> a.Repetitive Rating : Pulse width limited by maximum junction temperature. b.Pulse Test : Pulse Width $\leq 300\mu s$ , Duty Cycle $\leq 2\%$ . c.Guaranteed by design, not subject to production testing.						




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**




**Figure 4. On-Resistance Variation with Temperature**




**Figure 5. Gate Threshold Variation with Temperature**



**Figure 6. Body Diode Forward Voltage Variation with Source Current**




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**




**Figure 9. Breakdown Voltage Variation VS Temperature**



**Figure 10. Switching Test Circuit**



**Figure 11. Switching Waveforms**



**Figure 12. Normalized Thermal Transient Impedance Curve**